5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> ISPLSI5256VE-100LF256I
ISPLSI5256VE-100LF256I PDF预览

ISPLSI5256VE-100LF256I

更新时间： 2024-10-29 03:06:51
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
24页 246K
描述
In-System Programmable 3.3V SuperWIDE High Density PLD

阅读下载

中文翻译

获取价格

ISPLSI5256VE-100LF256I 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：FBGA-256针数：256
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.91
Is Samacsys：N其他特性：YES
最大时钟频率：67 MHz系统内可编程：YES
JESD-30 代码：S-PBGA-B256JESD-609代码：e0
JTAG BST：YES长度：17 mm
湿度敏感等级：3专用输入次数：
I/O 线路数量：144宏单元数：256
端子数量：256最高工作温度：85 °C
最低工作温度：-40 °C组织：0 DEDICATED INPUTS, 144 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA256,16X16,40
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：225电源：2.5/3.3,3.3 V
可编程逻辑类型：EE PLD传播延迟：10 ns
认证状态：Not Qualified座面最大高度：2.1 mm
子类别：Programmable Logic Devices最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn63Pb37)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：17 mmBase Number Matches：1

ISPLSI5256VE-100LF256I 数据手册

 浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第2页浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第3页浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第4页浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第5页浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第6页浏览型号ISPLSI5256VE-100LF256I的Datasheet PDF文件第7页 
®
ispLSI 5256VE  
In-System Programmable  
3.3V SuperWIDE™ High Density PLD  
Features  
Functional Block Diagram  
• Second Generation SuperWIDE HIGH DENSITY  
IN-SYSTEM PROGRAMMABLE LOGIC DEVICE  
— 3.3V Power Supply  
Input Bus  
Input Bus  
Boundary  
Scan  
Interface  
Generic  
Logic Block  
Generic  
Logic Block  
— User Selectable 3.3V/2.5V I/O  
— 12000 PLD Gates / 256 Macrocells  
— Up to 144 I/O Pins  
— 256 Registers  
— High-Speed Global Interconnect  
— SuperWIDE Generic Logic Block (32 Macrocells) for  
Optimum Performance  
— SuperWIDE Input Gating (68 Inputs) for Fast  
Counters, State Machines, Address Decoders, etc.  
— PCB Efficient Ball Grid Array (BGA) Package Options  
— Interfaces with Standard 5V TTL Devices  
Global Routing Pool  
(GRP)  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— fmax = 165 MHz Maximum Operating Frequency  
— tpd = 6.0 ns Propagation Delay  
— TTL/3.3V/2.5V Compatible Input Thresholds and  
Output Levels  
— Electrically Erasable and Reprogrammable  
— Non-Volatile  
Generic  
Logic Block  
Generic  
Logic Block  
— Programmable Speed/Power Logic Path Optimization  
Input Bus  
Input Bus  
• IN-SYSTEM PROGRAMMABLE  
— Increased Manufacturing Yields, Reduced Time-to-  
Market, and Improved Product Quality  
— Reprogram Soldered Devices for Faster Debugging  
ispLSI 5000VE Description  
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND  
3.3V IN-SYSTEM PROGRAMMABLE  
The ispLSI 5000VE Family of In-System Programmable  
High Density Logic Devices is based on Generic Logic  
Blocks (GLBs) of 32 registered macrocells and a single  
Global Routing Pool (GRP) structure interconnecting the  
GLBs.  
• ARCHITECTURE FEATURES  
— Enhanced Pin-Locking Architecture with Single-  
Level Global Routing Pool and SuperWIDE GLBs  
— Wrap Around Product Term Sharing Array Supports  
up to 35 Product Terms Per Macrocell  
— Macrocells Support Concurrent Combinatorial and  
Registered Functions  
— Macrocell Registers Feature Multiple Control  
Options Including Set, Reset and Clock Enable  
— Four Dedicated Clock Input Pins Plus Macrocell  
Product Term Clocks  
Outputs from the GLBs drive the Global Routing Pool  
(GRP) between the GLBs. Switching resources are pro-  
vided to allow signals in the Global Routing Pool to drive  
any or all the GLBs in the device. This mechanism allows  
fast, efficient connections across the entire device.  
Each GLB contains 32 macrocells and a fully populated,  
programmable AND-array with 160 logic product terms  
and three extra control product terms. The GLB has 68  
inputs from the Global Routing Pool which are available  
in both true and complement form for every product term.  
The 160 product terms are grouped in 32 sets of five and  
sent into a Product Term Sharing Array (PTSA) which  
allows sharing up to a maximum of 35 product terms for  
a single function. Alternatively, the PTSA can be by-  
passed for functions of five product terms or less. The  
three extra product terms are used for shared controls:  
reset, clock, clock enable and output enable.  
— Programmable I/O Supports Programmable Bus  
Hold, Pull-up, Open Drain and Slew Rate Options  
— Four Global Product Term Output Enables, Two  
Global OE Pins and One Product Term OE per  
Macrocell  
Copyright©2002LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
January 2002  
5256ve_10  
1
1234567...24

中文翻译

下载PDF

与ISPLSI5256VE-100LF256I相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI5256VE-100LT100 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-100LT100I LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-100LT128 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-100LT128I LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LB272 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LB272I LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LF256 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LF256I LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LT100 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE-125LT100I LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE High Density PLD

与ISPLSI5256VE-100LF256I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证