Datasheet > ISPLSI2096-80LQI

ISPLSI2096-80LQI

更新时间： 2024-10-28 15:35:35

品牌	Logo	应用领域
莱迪思 - LATTICE		时钟输入元件可编程逻辑
页数	文件大小	规格书
12页	237K
描述
EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ISPLSI2096-80LQI 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	PLASTIC, QFP-128
针数：	128	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.74	其他特性：	YES
最大时钟频率：	57 MHz	系统内可编程：	YES
JESD-30 代码：	S-PQFP-G128	JESD-609代码：	e0
JTAG BST：	NO	长度：	28 mm
湿度敏感等级：	3	专用输入次数：	3
I/O 线路数量：	96	宏单元数：	96
端子数量：	128	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	3 DEDICATED INPUTS, 96 I/O
输出函数：	MACROCELL	封装主体材料：	PLASTIC/EPOXY
封装代码：	QFP	封装等效代码：	QFP128,1.2SQ,32
封装形状：	SQUARE	封装形式：	FLATPACK
电源：	5 V	可编程逻辑类型：	EE PLD
传播延迟：	18.5 ns	认证状态：	Not Qualified
座面最大高度：	4.1 mm	子类别：	Programmable Logic Devices
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	0.8 mm	端子位置：	QUAD
宽度：	28 mm	Base Number Matches：	1

ISPLSI2096-80LQI 数据手册

Lead-

Package

Options

vailable!

ispLSI 2096/A

In-System Programmable High Density PLD

Features

Functional Block Diagram

• ENHANCEMENTS

— ispLSI 2096A is Fully Form and Function Compatible

to the ispLSI 2096, with Identical Timing

Specifcations and Packaging

Output Routing Pool (ORP)

C3 C2 C1 C0

— ispLSI 2096A is Built on an Advanced 0.35 Micron

E²CMOS^®Technology

Logic

Array

• HIGH DENSITY PROGRAMMABLE LOGIC

Global Routing Pool

(GRP)

GLB

— 4000 PLD Gates

— 96 I/O Pins, Six Dedicated Inputs

— 96 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

Output Routing Pool (ORP)

0919/2096

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

Description

— fmax = 125 MHz Maximum Operating Frequency

— tpd = 7.5 ns Propagation Delay

The ispLSI 2096 and 2096A are High Density Program-

mable Logic Devices. The devices contain 96 Registers,

96 Universal I/O pins, six Dedicated Input pins, three

Dedicated Clock Input pins, two dedicated Global OE

input pins and a Global Routing Pool (GRP). The GRP

provides complete interconnectivity between all of these

elements. The ispLSI 2096 and 2096A feature 5V in-

system programmability and in-system diagnostic

capabilities. The ispLSI 2096 and 2096A offer non-

volatile reprogrammability of the logic, as well as the

interconnect to provide truly reconfigurable systems.

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— In-System Programmable (ISP™) 5V Only

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

The basic unit of logic on these devices is the Generic

Logic Block (GLB). The GLBs are labeled A0, A1…C7

(Figure1). Thereareatotalof24GLBsintheispLSI2096

and 2096A devices. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

— Complete Programmable Device Can Combine

Glue Logic and Structured Designs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to

Minimize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

— Lead-Free Package Options

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2006

2096_09

12 3 4 5 6 7...12

中文翻译

下载PDF

ISPLSI2096-80LQI 替代型号

型号	品牌	替代类型	描述	数据表
ISPLSI2096A-80LQ128	LATTICE	功能相似	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128
ISPLSI2096A-125LQ128	LATTICE	功能相似	EE PLD, 10ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128
ISPLSI2096E-100LQ128	LATTICE	功能相似	In-System Programmable SuperFAST⑩ High Densit

与ISPLSI2096-80LQI相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2096-80LTI	LATTICE	获取价格	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, TQFP-128
ISPLSI2096A-100LQ128	ETC	获取价格
ISPLSI2096A-100LT128	ETC	获取价格	Electrically-Erasable Complex PLD
ISPLSI2096A-125LQ128	LATTICE	获取价格	EE PLD, 10ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128
ISPLSI2096A-125LT128	LATTICE	获取价格	EE PLD, 10ns, 96-Cell, CMOS, PQFP128, TQFP-128
ISPLSI2096A-80LQ128	LATTICE	获取价格	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128
ISPLSI2096A-80LQ128I	LATTICE	获取价格	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, PLASTIC, QFP-128
ISPLSI2096A-80LT128	ETC	获取价格
ISPLSI2096A-80LT128I	LATTICE	获取价格	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, TQFP-128
ISPLSI2096A-80LTN128	LATTICE	获取价格	EE PLD, 18.5ns, 96-Cell, CMOS, PQFP128, LEAD FREE, TQFP-128

与ISPLSI2096-80LQI相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

13
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

40
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

47

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2096-80LQI

ISPLSI2096-80LQI 技术参数

ISPLSI2096-80LQI 数据手册

ISPLSI2096-80LQI 替代型号

与ISPLSI2096-80LQI相关器件

与ISPLSI2096-80LQI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2096-80LQI

ISPLSI2096-80LQI 技术参数

ISPLSI2096-80LQI 数据手册

ISPLSI2096-80LQI 替代型号

与ISPLSI2096-80LQI相关器件

与ISPLSI2096-80LQI相关文章

您还可以找

您在本页遇到什么问题？