5秒后页面跳转
ISPLSI2064E-200LT100 PDF预览

ISPLSI2064E-200LT100

更新时间: 2024-10-27 22:19:39
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
11页 144K
描述
In-System Programmable SuperFAST⑩ High Density PLD

ISPLSI2064E-200LT100 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:TQFP-100针数:100
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
Is Samacsys:N其他特性:YES
最大时钟频率:133 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G100JESD-609代码:e0
JTAG BST:NO长度:14 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:64宏单元数:64
端子数量:100最高工作温度:70 °C
最低工作温度:组织:0 DEDICATED INPUTS, 64 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP100,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):240电源:5 V
可编程逻辑类型:EE PLD传播延迟:7 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

ISPLSI2064E-200LT100 数据手册

 浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第2页浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第3页浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第4页浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第5页浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第6页浏览型号ISPLSI2064E-200LT100的Datasheet PDF文件第7页 
®
ispLSI 2064E  
In-System Programmable  
SuperFAST™ High Density PLD  
Features  
Functional Block Diagram  
• SuperFAST HIGH DENSITY IN-SYSTEM  
PROGRAMMABLE LOGIC  
Input Bus  
— 2000 PLD Gates  
Output Routing Pool (ORP)  
— 64 I/O Pins, Four Dedicated Inputs  
— 64 Registers  
B7  
B6  
B5  
B4  
— High Speed Global Interconnect  
— Wide Input Gating for Fast Counters, State  
Machines, Address Decoders, etc.  
— Small Logic Block Size for Random Logic  
— 100% Functionally and JEDEC Upward Compatible  
with ispLSI 2064 Devices  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
fmax = 200 MHz Maximum Operating Frequency  
tpd = 4.5 ns Propagation Delay  
— TTL Compatible Inputs and Outputs  
— 5V Programmable Logic Core  
Global Routing Pool  
(GRP)  
A0  
A1  
A2  
A3  
B3  
B2  
B1  
B0  
D
D
D
D
Q
Q
Q
Q
Logic  
Array  
GLB  
— ispJTAG™ In-System Programmable via IEEE 1149.1  
(JTAG) Test Access Port  
— User-Selectable 3.3V or 5V I/O Supports Mixed  
Voltage Systems  
A4  
A5  
A6  
A7  
Output Routing Pool (ORP)  
Input Bus  
— PCI Compatible Outputs  
— Open-Drain Output Option  
0139/2064E  
— Electrically Erasable and Reprogrammable  
— Non-Volatile  
Description  
— Unused Product Term Shutdown Saves Power  
The ispLSI 2064E is a High Density Programmable Logic  
Device. The device contains 64 Registers, 64 Universal  
I/O pins, four Dedicated Input Pins, three Dedicated  
Clock Input Pins, two dedicated Global OE input pins and  
a Global Routing Pool (GRP). The GRP provides com-  
plete interconnectivity between all of these elements.  
The ispLSI 2064E features 5V in-system programmabil-  
ity and in-system diagnostic capabilities. The ispLSI  
2064E offers non-volatile reprogrammability of the logic,  
as well as the interconnect to provide truly reconfigurable  
systems.  
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES  
— Increased Manufacturing Yields, Reduced Time-to-  
Market and Improved Product Quality  
— Reprogram Soldered Devices for Faster Prototyping  
• OFFERS THE EASE OF USE AND FAST SYSTEM  
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY  
OF FIELD PROGRAMMABLE GATE ARRAYS  
— Complete Programmable Device Can Combine Glue  
Logic and Structured Designs  
— Enhanced Pin Locking Capability  
— Three Dedicated Clock Input Pins  
— Synchronous and Asynchronous Clocks  
— Programmable Output Slew Rate Control to  
Minimize Switching Noise  
The basic unit of logic on the ispLSI 2064E device is the  
Generic Logic Block (GLB). The GLBs are labeled A0, A1  
.. B7 (see Figure 1). There are a total of 16 GLBs in the  
ispLSI 2064E device. Each GLB is made up of four  
macrocells. Each GLB has 18 inputs, a programmable  
AND/OR/ExclusiveORarray, andfouroutputswhichcan  
be configured to be either combinatorial or registered.  
Inputs to the GLB come from the GRP and dedicated  
inputs. All of the GLB outputs are brought back into the  
GRP so that they can be connected to the inputs of any  
GLB on the device.  
— Flexible Pin Placement  
— Optimized Global Routing Pool Provides Global  
Interconnectivity  
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-  
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL  
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING  
— Superior Quality of Results  
— Tightly Integrated with Leading CAE Vendor Tools  
— Productivity Enhancing Timing Analyzer, Explore  
Tools, Timing Simulator and ispANALYZER™  
— PC and UNIX Platforms  
Copyright©1999LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
June 2000  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
2064e_05  
1

ISPLSI2064E-200LT100 替代型号

型号 品牌 替代类型 描述 数据表
ISPLSI2064A-100LT100 LATTICE

完全替代

EE PLD, 13ns, 64-Cell, CMOS, PQFP100, TQFP-100
ISPLSI2064A-80LT100 LATTICE

完全替代

EE PLD, 18.5ns, 64-Cell, CMOS, PQFP100, TQFP-100
ISPLSI2064A-80LTN100 LATTICE

完全替代

EE PLD, 18.5ns, 64-Cell, CMOS, PQFP100, LEAD FREE, TQFP-100

与ISPLSI2064E-200LT100相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI2064V LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LJ LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC84, PLASTIC, LCC-84
ISPLSI2064V-100LJ44 LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LJ44I LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LJ84 LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LJ84I LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LT LATTICE

获取价格

EE PLD, 12ns, CMOS, PQFP100, TQFP-100
ISPLSI2064V-100LT100 LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LT100I LATTICE

获取价格

3.3V High Density Programmable Logic
ISPLSI2064V-100LT44 LATTICE

获取价格

3.3V High Density Programmable Logic