5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> ISPLSI1016E-125LJN
ISPLSI1016E-125LJN PDF预览

ISPLSI1016E-125LJN

更新时间： 2024-09-16 13:08:55
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
12页 151K
描述
EE PLD, 10ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44

阅读下载

中文翻译

获取价格

ISPLSI1016E-125LJN 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：LCC
包装说明：QCCJ, LDCC44,.7SQ针数：44
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.78
Is Samacsys：NBase Number Matches：1

ISPLSI1016E-125LJN 数据手册

 浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第2页浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第3页浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第4页浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第5页浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第6页浏览型号ISPLSI1016E-125LJN的Datasheet PDF文件第7页 
®
ispLSI 1016E  
In-System Programmable High Density PLD  
Features  
Functional Block Diagram  
• HIGH-DENSITY PROGRAMMABLE LOGIC  
— 2000 PLD Gates  
— 32 I/O Pins, Four Dedicated Inputs  
— 96 Registers  
— High-Speed Global Interconnect  
— Wide Input Gating for Fast Counters, State  
Machines, Address Decoders, etc.  
— Small Logic Block Size for Random Logic  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
B7  
D
D
D
D
Q
Q
Q
Q
B6  
B5  
B4  
B3  
B2  
B1  
B0  
Logic  
Array  
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY  
GLB  
— fmax = 125 MHz Maximum Operating Frequency  
— tpd = 7.5 ns Propagation Delay  
— TTL Compatible Inputs and Outputs  
— Electrically Erasable and Reprogrammable  
— Non-Volatile  
Global Routing Pool (GRP)  
— 100% Tested at Time of Manufacture  
— Unused Product Term Shutdown Saves Power  
CLK  
• IN-SYSTEM PROGRAMMABLE  
— In-System Programmable (ISP™) 5V Only  
— Increased Manufacturing Yields, Reduced Time-to-  
Market and Improved Product Quality  
0139C1-isp  
Description  
— Reprogram Soldered Device for Faster Prototyping  
• OFFERS THE EASE OF USE AND FAST SYSTEM  
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY  
OF FIELD PROGRAMMABLE GATE ARRAYS  
— Complete Programmable Device Can Combine Glue  
Logic and Structured Designs  
— Enhanced Pin Locking Capability  
— Three Dedicated Clock Input Pins  
— Synchronous and Asynchronous Clocks  
— Programmable Output Slew Rate Control to  
Minimize Switching Noise  
The ispLSI 1016E is a High Density Programmable Logic  
Device containing 96 Registers, 32 Universal I/O pins,  
four Dedicated Input pins, three Dedicated Clock Input  
pins, one Global OE input pin and a Global Routing Pool  
(GRP). The GRP provides complete interconnectivity  
betweenalloftheseelements.TheispLSI1016Efeatures  
5V in-system programming and in-system diagnostic  
capabilities. The ispLSI 1016E offers non-volatile  
reprogrammabilityofthelogic,aswellastheinterconnect  
to provide truly reconfigurable systems. A functional  
superset of the ispLSI 1016 architecture, the ispLSI  
1016E device adds a new global output enable pin.  
— Flexible Pin Placement  
— Optimized Global Routing Pool Provides Global  
Interconnectivity  
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-  
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL  
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING  
The basic unit of logic on the ispLSI 1016E device is the  
Generic Logic Block (GLB). The GLBs are labeled A0,  
A1...B7 (see Figure 1). There are a total of 16 GLBs in the  
ispLSI 1016E device. Each GLB has 18 inputs, a  
programmable AND/OR/Exclusive OR array, and four  
outputswhichcanbeconfiguredtobeeithercombinatorial  
or registered. Inputs to the GLB come from the GRP and  
dedicated inputs. All of the GLB outputs are brought back  
into the GRP so that they can be connected to the inputs  
of any other GLB on the device.  
— Superior Quality of Results  
— Tightly Integrated with Leading CAE Vendor Tools  
— Productivity Enhancing Timing Analyzer, Explore  
Tools, Timing Simulator and ispANALYZER™  
— PC and UNIX Platforms  
Copyright©1998LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
October 1998  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
1016e_06  
1
1234567...12

中文翻译

下载PDF

ISPLSI1016E-125LJN 替代型号

型号 品牌 替代类型 描述 数据表
EPM7064STI44-7N ALTERA

功能相似

 Programmable Logic Device Family

与ISPLSI1016E-125LJN相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI1016E125LJNI LATTICE

获取价格

 		In-System Programmable High Density PLD
ISPLSI1016E-125LT LATTICE

获取价格

 		EE PLD, 10ns, CMOS, PQFP44, 10 X 10 MM, TQFP-44
ISPLSI1016E125LT44 LATTICE

获取价格

 		High-Density Programmable Logic
ISPLSI1016E-125LT44 LATTICE

获取价格

 		In-System Programmable High Density PLD
ISPLSI1016E125LT44I LATTICE

获取价格

 		High-Density Programmable Logic
ISPLSI1016E-125LT44I LATTICE

获取价格

 		In-System Programmable High Density PLD
ISPLSI1016E-125LTN4 LATTICE

获取价格

 		EE PLD, 10ns, CMOS, PQFP44, LEAD FREE, TQFP-44
ISPLSI1016E125LTN44 LATTICE

获取价格

 		In-System Programmable High Density PLD
ISPLSI1016E-125LTN44 LATTICE

获取价格

 		EE PLD, 10ns, 64-Cell, CMOS, PQFP44, TQFP-44
ISPLSI1016E125LTN44I LATTICE

获取价格

 		In-System Programmable High Density PLD

与ISPLSI1016E-125LJN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证