5秒后页面跳转
ISPGDX160V-7Q208I PDF预览

ISPGDX160V-7Q208I

更新时间: 2024-02-01 03:54:59
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件时钟
页数 文件大小 规格书
37页 463K
描述
In-System Programmable 3.3V Generic Digital CrosspointTM

ISPGDX160V-7Q208I 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:PLASTIC, QFP-208针数:208
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.83
Is Samacsys:N其他特性:USE ISPGDX160VA FOR NEW DESIGNS
最大时钟频率:80 MHzJESD-30 代码:S-PQFP-G208
JESD-609代码:e0长度:28 mm
湿度敏感等级:3I/O 线路数量:160
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C组织:160 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:HFQFP封装形状:SQUARE
封装形式:FLATPACK, HEAT SINK/SLUG, FINE PITCH峰值回流温度(摄氏度):225
可编程逻辑类型:EE PLD传播延迟:7 ns
认证状态:Not Qualified座面最大高度:4.1 mm
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:28 mm
Base Number Matches:1

ISPGDX160V-7Q208I 数据手册

 浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第2页浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第3页浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第4页浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第5页浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第6页浏览型号ISPGDX160V-7Q208I的Datasheet PDF文件第7页 
TM  
ispGDX 160V/VA  
In-System Programmable  
TM  
3.3V Generic Digital Crosspoint  
Features  
Functional Block Diagram  
• IN-SYSTEM PROGRAMMABLE GENERIC DIGITAL  
CROSSPOINT FAMILY  
ISP  
Control  
I/O Pins D  
— Advanced Architecture Addresses Programmable  
PCB Interconnect, Bus Interface Integration and  
Jumper/Switch Replacement  
— “Any Input to Any Output” Routing  
— Fixed HIGH or LOW Output Option for Jumper/DIP  
Switch Emulation  
— Space-Saving PQFP and BGA Packaging  
— Dedicated IEEE 1149.1-Compliant Boundary Scan  
Test  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
Global Routing  
I/O  
Cells  
I/O  
Cells  
Pool  
(GRP)  
— 3.3V Core Power Supply  
— 3.5ns Input-to-Output/3.5ns Clock-to-Output Delay*  
— 250MHz Maximum Clock Frequency*  
— TTL/3.3V/2.5V Compatible Input Thresholds and  
Output Levels (Individually Programmable)*  
— Low-Power: 16.5mA Quiescent Icc*  
Boundary  
Scan  
Control  
— 24mA I  
Drive with Programmable Slew Rate  
I/O Pins B  
OL  
Control Option  
— PCI Compatible Drive Capability*  
— Schmitt Trigger Inputs for Noise Immunity  
— Electrically Erasable and Reprogrammable  
— Non-Volatile E2CMOS Technology  
Description  
The ispGDXV/VA architecture provides a family of fast,  
flexible programmable devices to address a variety of  
system-level digital signal routing and interface require-  
ments including:  
• ispGDXV™ OFFERS THE FOLLOWING ADVANTAGES  
— 3.3V In-System Programmable Using Boundary Scan  
Test Access Port (TAP)  
— Change Interconnects in Seconds  
• FLEXIBLE ARCHITECTURE  
• Multi-Port Multiprocessor Interfaces  
— Combinatorial/Latched/Registered Inputs or Outputs  
— Individual I/O Tri-state Control with Polarity Control  
— Dedicated Clock/Clock Enable Input Pins (four) or  
Programmable Clocks/Clock Enables from I/O Pins  
(40)  
SingleLevel4:1DynamicPathSelection(Tpd=3.5ns)  
— Programmable Wide-MUX Cascade Feature  
Supports up to 16:1 MUX  
• Wide Data and Address Bus Multiplexing  
(e.g. 16:1 High-Speed Bus MUX)  
• Programmable Control Signal Routing  
(e.g. Interrupts, DMAREQs, etc.)  
• Board-Level PCB Signal Routing for Prototyping or  
Programmable Bus Interfaces  
— Programmable Pull-ups, Bus Hold Latch and Open  
Drain on I/O Pins  
The devices feature fast operation, with input-to-output  
signaldelays(Tpd)of3.5nsandclock-to-outputdelaysof  
3.5ns.  
— Outputs Tri-state During Power-up (“Live Insertion”  
Friendly)  
• DESIGN SUPPORT THROUGH LATTICE’S ispGDX  
DEVELOPMENT SOFTWARE  
The architecture of the devices consists of a series of  
programmableI/OcellsinterconnectedbyaGlobalRout-  
ing Pool (GRP). All I/O pin inputs enter the GRP directly  
or are registered or latched so they can be routed to the  
required I/O outputs. I/O pin inputs are defined as four  
sets (A,B,C,D) which have access to the four MUX inputs  
— MS Windows or NT / PC-Based or Sun O/S  
— Easy Text-Based Design Entry  
— Automatic Signal Routing  
— Program up to 100 ISP Devices Concurrently  
— Simulator Netlist Generation for Easy Board-Level  
Simulation  
* “VA” Version Only  
Copyright © 2000 Lattice Semiconductor Corporation. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein  
are subject to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
July 2000  
gdx160va_04  
1

ISPGDX160V-7Q208I 替代型号

型号 品牌 替代类型 描述 数据表
ISPGDX160V-7Q208 LATTICE

功能相似

In-System Programmable 3.3V Generic Digital CrosspointTM

与ISPGDX160V-7Q208I相关器件

型号 品牌 获取价格 描述 数据表
ISPGDX160VA-3B208 LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ISPGDX160VA-3B272 LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ispGDX160VA-3BN208 LATTICE

获取价格

ispGDX®160V/VA Device Datasheet
ISPGDX160VA-3Q208 LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ISPGDX160VA-5B208 LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ISPGDX160VA-5B208I LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ISPGDX160VA-5B272 LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ISPGDX160VA-5B272I LATTICE

获取价格

In-System Programmable 3.3V Generic Digital CrosspointTM
ispGDX160VA-5BN208 LATTICE

获取价格

ispGDX®160V/VA Device Datasheet
ispGDX160VA-5BN208I LATTICE

获取价格

ispGDX®160V/VA Device Datasheet