5秒后页面跳转
ISP2100A/66 PDF预览

ISP2100A/66

更新时间: 2024-10-27 23:59:51
品牌 Logo 应用领域
其他 - ETC 控制器
页数 文件大小 规格书
4页 30K
描述
Controller Miscellaneous - Datasheet Reference

ISP2100A/66 数据手册

 浏览型号ISP2100A/66的Datasheet PDF文件第2页浏览型号ISP2100A/66的Datasheet PDF文件第3页浏览型号ISP2100A/66的Datasheet PDF文件第4页 
QLogic Corporation  
ISP2100A Intelligent Fibre Channel Processors  
Data Sheet  
Supports 100 Mbytes/sec sustained Fibre Channel  
data transfer rate  
Initiator or target mode  
Features  
Available in two versions:  
66-MHz, 64-bit PCI host bus interface  
33-MHz, 64-bit PCI host bus interface  
Onboard RISC processor to execute operations at  
the I/O control-block (IOCB) level from the host  
memory  
Onboard gigabit serial transceivers  
Supports external transceivers with a  
10-bit interface  
Compliance with PCI Local Bus Specification  
revision 2.1  
Compliance with ANSI SCSI standard  
X3.131-1994  
Supports PCI dual-address cycle (64-bit  
addressing) and cache commands  
No host intervention required to execute SCSI  
operations from start to finish  
Simultaneous, multiple logical threads  
Full duplex frame buffer architecture  
Supports JTAG boundary scan  
Supports all Fibre Channel topologies and classes  
of service  
Compliance with Fibre Channel Arbitrated Loop  
(FC-AL) Direct Disk Attach Profile and Fibre  
Channel Public Loop (FC-PL) Fabric Loop Attach  
Profile, class 2 and class 3 service  
Compliance with PCI Bus Power Management  
Interface Specification Revision 1.0 (PC97)  
ISP2100A  
PCI INTERFACE  
FRAME BUFFER  
FIBRE ENGINE  
FIBRE  
CHANNEL  
RECEIVE DATA  
DMA CHANNEL  
GIGABIT  
LOOP  
IN  
2
SERIAL  
RECEIVE FRAME  
BUFFER  
RECEIVE  
PATH  
RECEIVER  
10  
LOOP  
IN  
PCI  
ADDRESS/DATA  
64-BIT, 66-MHZ  
BUS  
EXT.  
TRANS-  
CEIVER  
10  
TRANSMIT DATA  
DMA CHANNEL  
LOOP  
OUT  
TRANSMIT FRAME  
BUFFER  
TRANSMIT  
PATH  
GIGABIT  
SERIAL  
TRANSMITTER  
2
LOOP  
OUT  
PCI  
CONTROL  
F
I
F
O
COMMAND  
DMA  
CHANNEL  
I/O BUS  
CONTROL  
REGISTERS  
RISC  
BOOT  
CODE  
REGISTER  
FILE  
MAILBOX  
REGISTERS  
CONTROL/  
CONFIGURATION  
REGISTERS  
MEM.  
I/F  
ALU  
ADDRESS  
DATA  
EXTERNAL  
CODE/DATA  
MEMORY  
FLASH  
BIOS  
NVRAM  
Figure 1. ISP2100A Block Diagram  
83210-580-01 B  
ISP2100A  
1

与ISP2100A/66相关器件

型号 品牌 获取价格 描述 数据表
ISP2100BN4 ETC

获取价格

Microprocessor
ISP2200/33 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2200/66 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2200A/33 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2200A/66 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2300 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2310 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2312 ETC

获取价格

Controller Miscellaneous - Datasheet Reference
ISP2403A XPPOWER

获取价格

Single and Dual Regulated Outputs
ISP2405 XPPOWER

获取价格

Single and Dual Regulated Outputs