DATASHEET
ISL6271A
Integrated XScale Regulator
FN9171
Rev 2.00
August 10, 2015
The ISL6271A is a versatile power management IC (PMIC)
designed for the Xscale type of processors. The device
integrates three regulators, two fault indicators and an I C
Features
• Three Voltage Regulators (1 Buck, 2 LDOs)
2
• High-Efficiency, fully-Integrated synchronous buck
regulator with DVM
bus for communication with a host microprocessor. Two of
the three regulators function as low power, low drop out
regulators, designed to power SRAM and phase-lock loop
circuitry internal to the Xscale processor. The third regulator
uses a proprietary switch-mode topology to power the
processor core and facilitate Dynamic Voltage Management
(DVM), as defined by Intel.
• 800mA DC output current for the buck regulator
• Proprietary ‘Synthetic Ripple’ Control Topology
• Greater than 1MHz Switching Frequency
• Diode emulation for light load efficiency
2
• I C Interface Module for DVM from 0.85V to 1.6V
Since power dissipation inside a microprocessor is
proportional to the square of the core voltage, Intel XScale
processors implement DVM as a means to more efficiently
utilize battery capacity. To support this power saving
• Optional fixed 4-bit VID-control in lieu of DVM
• Small Output Inductor and Capacitor
• Battery Fault signal
2
architecture, the ISL6271A integrates an I C bus for
• Input Supply Voltage Range: 2.76V-5.5V
• 4x4 mm QFN Package:
communication with the host processor. The processor, acting
as the bus master, transmits a “voltage level” and “voltage
slew rate” to the ISL6271A appropriate to the processing
requirements; higher core voltages support higher operating
frequencies and code execution. The bus is fully compliant
- Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
2
with the Phillips® I C protocol and supports both standard
and fast data transmission modes. Alternatively, the output of
the core regulator can be programmed in 50mV increments
from 0.85V to 1.6V using the input Voltage ID (VID) pins. All
three regulators share a common enable pin and are
protected against overcurrent, over temperature and
undervoltage conditions. When disabled via the enable pin,
the ISL6271A enters a low power state that can be used to
conserve battery life while maintaining the last programmed
VID code and slew rate. An integrated soft-start circuit
transitions the ISL6271A output voltages to their default
values at a rate determined by an external soft-start capacitor.
• Pb-free Available (RoHS Compliant)
Applications
• PDA
• Cell Phone
• Tablet Devices
• Embedded Processors
Related Literature
• Technical Brief TB379 “Thermal Characterization of
Packaged Semiconductor Devices”
Pinout
• Technical Brief TB389 “PCB Land Pattern Design and
ISL6271A (4x4 QFN) TOP VIEW
Surface Mount Guidelines for QFN Packages“
• Application Note AN1139 “Setup Instruction for the
ISL6271 Evaluation Kit”
20 19 18 17 16
Ordering Information
VCC
VIDEN
LVCC
VPLL
VSRAM
FB
1
2
3
4
5
15
14
13
12
11
TEMP.
PKG.
DWG. #
PART NUMBER*
RANGE (°C)
PACKAGE
SCL/VID0
SDA/VID1
VID2
ISL6271ACRZ (Note)
-25 to 85
20 Ld 4x4 QFN L20.4x4
(Pb-free)
*Add “-T” suffix for tape and reel.
VOUT
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both
SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020C.
6
7
8
9
10
FN9171 Rev 2.00
August 10, 2015
Page 1 of 17
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
