5秒后页面跳转
IS62LV256L-25N PDF预览

IS62LV256L-25N

更新时间: 2024-10-01 13:08:55
品牌 Logo 应用领域
美国芯成 - ISSI /
页数 文件大小 规格书
7页 56K
描述
Standard SRAM, 32KX8, 25ns, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28

IS62LV256L-25N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, PLASTIC, DIP-28
针数:28Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.81最长访问时间:25 ns
其他特性:AUTOMATIC POWER-DOWNJESD-30 代码:R-PDIP-T28
JESD-609代码:e0长度:35.306 mm
内存密度:262144 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:28字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX8封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:4.572 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

IS62LV256L-25N 数据手册

 浏览型号IS62LV256L-25N的Datasheet PDF文件第2页浏览型号IS62LV256L-25N的Datasheet PDF文件第3页浏览型号IS62LV256L-25N的Datasheet PDF文件第4页浏览型号IS62LV256L-25N的Datasheet PDF文件第5页浏览型号IS62LV256L-25N的Datasheet PDF文件第6页浏览型号IS62LV256L-25N的Datasheet PDF文件第7页 
®
ISSI  
IS62LV256L  
32K x 8 LOW VOLTAGE  
CMOS STATIC RAM  
APRIL 1999  
FEATURES  
DESCRIPTION  
The ISSI IS62LV256L is a very high-speed, low power,  
32,768-word by 8-bit static RAM. It is fabricated using ISSI's  
high-performance CMOS technology. This highly reliable pro-  
cess coupled with innovative circuit design techniques, yields  
access times as fast as 15 ns maximum.  
• High-speed access time: 15, 20, 25 ns  
• Automatic power-down when chip is deselected  
• CMOS low power operation  
— 255 mW (max.) operating  
— 0.18 mW (max.) CMOS standby  
• TTL compatible interface levels  
• Single 3.3V power supply  
WhenCEisHIGH(deselected),thedeviceassumesastandby  
mode at which the power dissipation is reduced to  
50 µW (typical) with CMOS input levels.  
• Fully static operation: no clock or refresh  
required  
Easy memory expansion is provided by using an active LOW  
ChipEnable(CE).TheactiveLOWWriteEnable(WE)controls  
both writing and reading of the memory.  
• Three-state outputs  
The IS62LV256L is available in the JEDEC standard 28-pin  
SOJ and the 450-mil TSOP package.  
FUNCTIONAL BLOCK DIAGRAM  
256 X 1024  
MEMORY ARRAY  
A0-A14  
DECODER  
VCC  
GND  
I/O  
DATA  
COLUMN I/O  
I/O0-I/O7  
CIRCUIT  
CE  
CONTROL  
CIRCUIT  
OE  
WE  
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which  
may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.  
Integrated Silicon Solution, Inc.  
SR033-1A  
04/27/99  
1

与IS62LV256L-25N相关器件

型号 品牌 获取价格 描述 数据表
IS62LV256L-25T ISSI

获取价格

32K x 8 LOW VOLTAGE CMOS STATIC RAM
IS62LV256L-25TI ISSI

获取价格

32K x 8 LOW VOLTAGE CMOS STATIC RAM
IS62LV5128L-10B ETC

获取价格

x8 SRAM
IS62LV5128L-10BI ETC

获取价格

x8 SRAM
IS62LV5128L-70B ETC

获取价格

x8 SRAM
IS62LV5128L-70BI ETC

获取价格

x8 SRAM
IS62LV5128L-85B ETC

获取价格

x8 SRAM
IS62LV5128L-85BI ETC

获取价格

x8 SRAM
IS62LV5128LL ISSI

获取价格

512K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM
IS62LV5128LL-10B ETC

获取价格

x8 SRAM