Datasheet > IS61VF102418A-7.5B3-TR

IS61VF102418A-7.5B3-TR

更新时间： 2024-11-20 22:58:39

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
35页	298K
描述
IC SRAM 18M PARALLEL 165TFBGA

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61VF102418A-7.5B3-TR 数据手册

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第2页

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第3页

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第4页

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第5页

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第6页

浏览型号IS61VF102418A-7.5B3-TR的Datasheet PDF文件第7页

IS61LF25672A IS61VF25672A

IS61LF51236A IS61VF51236A

IS61LF102418A IS61VF102418A

256K x 72, 512K x 36, 1024K x 18

18Mb SYNCHRONOUS FLOW-THROUGH

STATIC RAM

JULY 2010

DESCRIPTION

FEATURES

The ISSI IS61LF/VF25672A, IS61LF/VF51236A and

IS61LF/VF102418A are high-speed, low-power synchro-

nous static RAMs designed to provide burstable, high-

performance memory for communication and networking

applications. The IS61LF/VF25672A is organized as

262,144 words by 72 bits. The IS61LF/VF51236A is orga-

nizedas524,288wordsby36bits.TheIS61LF/VF102418A

is organized as 1,048,576 words by 18 bits. Fabricated

with ISSI's advanced CMOS technology, the device inte-

grates a 2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single monolithic cir-

cuit. All synchronous inputs pass through registers con-

trolled by a positive-edge-triggered single clock input.

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Burst sequence control using MODE input

•

Three chip enable option for simple depth expan-

sion and address pipelining

• Common data inputs and data outputs

• Auto Power-down during deselect

• Single cycle deselect

Write cycles are internally self-timed and are initiated by

the rising edge of the clock input. Write cycles can be one

to four bytes wide as controlled by the write control inputs.

• Snooze MODE for reduced-power standby

• JTAG Boundary Scan for PBGA package

• Power Supply

Separate byte enables allow individual bytes to be written.

Byte write operation is performed by using byte write

enable (BWE) input combined with one or more individual

byte write signals (BWx). In addition, Global Write (GW) is

available for writing all bytes at one time, regardless of the

byte write controls.

LF: V^DD3.3V + 5%, VDDQ 3.3V/2.5V + 5%

VF: V^DD2.5V + 5%, VDDQ 2.5V + 5%

• JEDEC 100-Pin TQFP, 119-pin PBGA, 209-Ball

PBGA and 165-pin PBGA packages.

Bursts can be initiated with either ADSP (Address Status

Processor) or ADSC (Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the ADV (burst address ad-

vance) input pin.

• Lead-free available

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW.

Interleave burst is achieved when this pin is tied HIGH or

left floating.

FAST ACCESS TIME

Symbol

tKQ

Parameter

-6.5

6.5

-7.5

7.5

Units

Clock Access Time

Cycle Time

tKC

7.5

8.5

Frequency

133

117

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.

Rev. K

07/29/2010

12 3 4 5 6 7...35

中文翻译

下载PDF

与IS61VF102418A-7.5B3-TR相关器件

型号	品牌	获取价格	描述	数据表
IS61VF102418A-7.5TQ	ISSI	获取价格	256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102418A-7.5TQI	ISSI	获取价格	256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF10241A-7.5B2I	ISSI	获取价格	Cache SRAM, 1MX18, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
IS61VF10241A-7.5B3I	ISSI	获取价格	Cache SRAM, 1MX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC,BGA-165
IS61VF102436A	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102436A-6.5B3	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102436A-6.5B3I	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102436A-6.5TQ	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102436A-6.5TQI	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF102436A-7.5B3	ISSI	获取价格	36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM

与IS61VF102418A-7.5B3-TR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61VF102418A-7.5B3-TR

IS61VF102418A-7.5B3-TR 数据手册

与IS61VF102418A-7.5B3-TR相关器件

与IS61VF102418A-7.5B3-TR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61VF102418A-7.5B3-TR

IS61VF102418A-7.5B3-TR 数据手册

与IS61VF102418A-7.5B3-TR相关器件

与IS61VF102418A-7.5B3-TR相关文章

您还可以找

您在本页遇到什么问题？