5秒后页面跳转
IS61SF6432-9TQ PDF预览

IS61SF6432-9TQ

更新时间: 2024-11-04 22:55:31
品牌 Logo 应用领域
矽成 - ICSI 内存集成电路静态存储器时钟
页数 文件大小 规格书
16页 481K
描述
64K x 32 SYNCHRONOUS FLOW-THROUGH STATIC RAM

IS61SF6432-9TQ 数据手册

 浏览型号IS61SF6432-9TQ的Datasheet PDF文件第2页浏览型号IS61SF6432-9TQ的Datasheet PDF文件第3页浏览型号IS61SF6432-9TQ的Datasheet PDF文件第4页浏览型号IS61SF6432-9TQ的Datasheet PDF文件第5页浏览型号IS61SF6432-9TQ的Datasheet PDF文件第6页浏览型号IS61SF6432-9TQ的Datasheet PDF文件第7页 
IS61SF6432  
64K x 32 SYNCHRONOUS  
FLOW-THROUGH STATIC RAM  
FEATURES  
DESCRIPTION  
The ICSI IS61SF6432 is a high-speed, low-power synchro-  
nous static RAM designed to provide a burstable, high-perfor-  
mance, secondary cache for the Pentium™, 680X0™, and  
PowerPC™ microprocessors. It is organized as 65,536 words  
by 32 bits, fabricated with ICSI's advanced CMOS technology.  
The device integrates a 2-bit burst counter, high-speed SRAM  
core, and high-drive capability outputs into a single monolithic  
circuit. All synchronous inputs pass through registers con-  
trolled by a positive-edge-triggered single clock input.  
• Fast access time: 9 ns, 10 ns  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Pentium™ or linear burst sequence control  
using MODE input  
• Three chip enables for simple depth expansion  
and address pipelining  
• Common data inputs and data outputs  
• Power-down control by ZZ input  
• JEDEC 100-Pin LQFP and PQFP package  
• Single +3.3V power supply  
Write cycles are internally self-timed and are initiated by the  
rising edge of the clock input. Write cycles can be from one to  
four bytes wide as controlled by the write control inputs.  
Separate byte enables allow individual bytes to be written.  
BW1 controls DQ1-DQ8, BW2 controls DQ9-DQ16, BW3  
controls DQ17-DQ24, BW4 controls DQ25-DQ32, conditioned  
by BWE being LOW. A LOW on GW input would cause all bytes  
to be written.  
• Two Clock enables and one Clock disable to  
eliminate multiple bank bus contention.  
• Control pins mode upon power-up:  
– FT in pipeline mode  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller) input  
pins. Subsequent burst addresses can be generated internally  
by the IS61SF6432 and controlled by the ADV (burst address  
advance) input pin.  
– MODE in interleave burst mode  
– ZZ in normal operation mode  
These control pins can be connected to GNDQ  
or VCCQ to alter their power-up state  
• Industrial temperature available  
Asynchronous signals include output enable (OE), sleep mode  
input (ZZ), clock (CLK) and burst mode input (MODE). A HIGH  
input on the ZZ pin puts the SRAM in the power-down state.  
When ZZ is pulled LOW (or no connect), the SRAM normally  
operates after three cycles of the wake-up period. A LOW  
input, i.e., GNDQ, on MODE pin selects LINEAR Burst. A VCCQ  
(or no connect) on MODE pin selects INTERLEAVED Burst.  
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors  
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.  
Integrated Circuit Solution Inc.  
1
SSR004-0B  

与IS61SF6432-9TQ相关器件

型号 品牌 获取价格 描述 数据表
IS61SF6436-10PQ ISSI

获取价格

Cache SRAM, 64KX36, 10ns, CMOS, PQFP100, PLASTIC, QFP-100
IS61SF6436-10PQI ETC

获取价格

x36 Fast Synchronous SRAM
IS61SF6436-10TQ ISSI

获取价格

Cache SRAM, 64KX36, 10ns, CMOS, PQFP100, TQFP-100
IS61SF6436-10TQI ETC

获取价格

x36 Fast Synchronous SRAM
IS61SF6436-8.5PQ ETC

获取价格

x36 Fast Synchronous SRAM
IS61SF6436-8.5TQ ISSI

获取价格

Cache SRAM, 64KX36, 8.5ns, CMOS, PQFP100, TQFP-100
IS61SF6436-9PQ ISSI

获取价格

Cache SRAM, 64KX36, 9ns, CMOS, PQFP100, PLASTIC, QFP-100
IS61SF6436-9TQ ISSI

获取价格

Cache SRAM, 64KX36, 9ns, CMOS, PQFP100, TQFP-100
IS61SP12832 ETC

获取价格

128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
IS61SP12832-117B ICSI

获取价格

Standard SRAM, 128KX32, 4ns, CMOS, PQFP100,