Datasheet > IS61NLF102436A

IS61NLF102436A

更新时间： 2024-09-10 07:02:55

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
23页	364K
描述
STATE BUS SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61NLF102436A 数据手册

AllꢀRead,WriteꢀandꢀDeselectꢀcyclesꢀareꢀinitiatedꢀbyꢀtheꢀADVꢀ

IS61NLF102436A/IS61NVF102436A

IS61NLF204818A/IS61NVF204818A

1M x 36 and 2M x 18

36Mb, FLOW THROUGH 'NO WAIT'

STATE BUS SRAM

JUNE 2008

DESCRIPTION

FEATURES

Theꢀ36ꢀMegꢀ'NLF/NVF'ꢀproductꢀfamilyꢀfeatureꢀhigh-speed,ꢀ

low-powerꢀsynchronousꢀstaticꢀRAMsꢀdesignedꢀtoꢀprovideꢀ

aꢀburstable,ꢀhigh-performance,ꢀ'noꢀwait'ꢀstate,ꢀdeviceꢀforꢀ

networkingꢀandꢀcommunicationsꢀapplications.ꢀTheyꢀareꢀ

organizedꢀasꢀ1Mꢀwordsꢀbyꢀ36ꢀbitsꢀandꢀ2Mꢀꢀwordsꢀbyꢀ18ꢀ

bits, fabricated with ISSI'sꢀadvancedꢀCMOSꢀtechnology.

•ꢀ 100ꢀpercentꢀbusꢀutilization

•ꢀ NoꢀwaitꢀcyclesꢀbetweenꢀReadꢀandꢀWrite

•ꢀ Internalꢀself-timedꢀwriteꢀcycle

•ꢀ IndividualꢀByteꢀWriteꢀControl

•ꢀ SingleꢀRead/Writeꢀcontrolꢀpin

Incorporatingꢀ aꢀ 'noꢀ wait'ꢀ stateꢀ feature,ꢀ waitꢀ cyclesꢀ areꢀ

eliminated when the bus switches from read to write, or

writeꢀtoꢀread.ꢀThisꢀdeviceꢀintegratesꢀaꢀ2-bitꢀburstꢀcounter,ꢀ

high-speedꢀSRAMꢀcore,ꢀandꢀhigh-driveꢀcapabilityꢀoutputsꢀ

into a single monolithic circuit.

•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀꢀ

ꢀ

data and control

•ꢀ Interleavedꢀorꢀlinearꢀburstꢀsequenceꢀcontrolꢀus-

ing MODE input

Allsynchronousinputspassthroughregistersarecontrolled

byꢀaꢀpositive-edge-triggeredꢀsingleꢀclockꢀinput.ꢀOperationsꢀ

may be suspended and all synchronous inputs ignored

when Clock Enable, CKEꢀisꢀHIGH.ꢀInꢀthisꢀstateꢀtheꢀinternalꢀ

device will hold their previous values.

•ꢀ Threeꢀchipꢀenablesꢀforꢀsimpleꢀdepthꢀexpansionꢀ

and address pipelining

•ꢀ PowerꢀDownꢀmode

•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs

•ꢀ CKE pin to enable clock and suspend operation

•ꢀ JEDECꢀ100-pinꢀTQFPꢀandꢀ165-ballꢀpackages

input.ꢀWhenꢀtheꢀADVꢀisꢀHIGHꢀtheꢀinternalꢀburstꢀcounterꢀ

isꢀincremented.ꢀNewꢀexternalꢀaddressesꢀcanꢀbeꢀloadedꢀ

whenꢀADVꢀisꢀLOW.

•ꢀ Powerꢀsupply:

Writeꢀ cyclesꢀ areꢀ internallyꢀ self-timedꢀ andꢀ areꢀ initiatedꢀ

by the rising edge of the clock inputs and when WE is

LOW.ꢀSeparateꢀbyteꢀenablesꢀallowꢀindividualꢀbytesꢀtoꢀbeꢀ

written.

NVF:ꢀV^{d d}2.5Vꢀ(±ꢀ5%),ꢀVd d q ꢀ2.5Vꢀ(±ꢀ5%)

NLF:ꢀV^{d d}ꢀ3.3Vꢀ(±ꢀ5%),ꢀVd d q ꢀ3.3V/2.5Vꢀ(±ꢀ5%)

•ꢀ JTAGꢀBoundaryꢀScanꢀforꢀPBGAꢀpackages

•ꢀ Industrialꢀtemperatureꢀavailable

•ꢀ Lead-freeꢀavailable

ꢀAꢀburstꢀmodeꢀpinꢀ(MODE)ꢀdeﬁnesꢀtheꢀorderꢀofꢀtheꢀburstꢀ

sequence.WhenꢀtiedꢀHIGH,ꢀtheꢀinterleavedꢀburstꢀsequenceꢀ

isꢀselected.ꢀWhenꢀtiedꢀLOW,ꢀtheꢀlinearꢀburstꢀsequenceꢀisꢀ

selected.

FAST ACCESS TIME

Symbol

Parameter

6.5

7.5

Units

tk q ꢀ

tk c ꢀ

ꢀ

ClockꢀAccessꢀTimeꢀ

CycleꢀTimeꢀ

6.5ꢀ

7.5ꢀ

133ꢀ

7.5ꢀ

8.5ꢀ

117ꢀ

ꢀ

Frequencyꢀ

MHz

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device speciﬁcation before relying on

any published information and before placing orders for products.

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774

Rev. B

06/09/08

12 3 4 5 6 7...23

中文翻译

下载PDF

与IS61NLF102436A相关器件

型号	品牌	获取价格	描述	数据表
IS61NLF102436A-6.5B3	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-6.5B3I	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-6.5TQ	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-6.5TQI	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5B3	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5B3I	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5TQ	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5TQI	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5TQLI	ISSI	获取价格	STATE BUS SRAM
IS61NLF102436A-7.5TQLI-TR	ISSI	获取价格	IC SRAM 36M PARALLEL 100LQFP

与IS61NLF102436A相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

69
AIC1781A 电池充电控制器深度解析
2024-09-03

60
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

92
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

104

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NLF102436A

IS61NLF102436A 数据手册

与IS61NLF102436A相关器件

与IS61NLF102436A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NLF102436A

IS61NLF102436A 数据手册

与IS61NLF102436A相关器件

与IS61NLF102436A相关文章

您还可以找

您在本页遇到什么问题？