IS61LPS51218B, IS61LPS25636B, IS61LPS25632B, IS64LPS25636B,
IS61VPS/VVPS51218B, IS61VPS/VVPS25636B
256K x 36, 256K x 32, 512K x 18
9 Mb SYNCHRONOUS PIPELINED,
SINgLE CYCLE DESELECT STATIC RAM
MAY 2017
FEATURES
DESCRIPTION
Theꢀ9Mbꢀproductꢀfamilyꢀfeaturesꢀ high-speed,ꢀlow-powerꢀ
synchronousꢀstaticꢀRAMsꢀdesignedꢀtoꢀprovideꢀburstable,ꢀ
high-performanceꢀ memoryꢀ forꢀ communicationꢀ andꢀ net-
workingꢀ applications.ꢀ Theꢀ IS61LPS/VPS25636Bꢀ andꢀ
IS64LPS25636Bꢀ areꢀ organizedꢀ asꢀ 262,144ꢀ wordsꢀ byꢀ
36ꢀbits.ꢀꢀTheꢀIS61LPS25632Bꢀisꢀorganizedꢀasꢀ262,144ꢀ
wordsꢀbyꢀ32ꢀbits.ꢀTheꢀIS61LPS/VPS51218Bꢀisꢀorganizedꢀ
asꢀ524,288ꢀwordsꢀbyꢀ18ꢀbits.ꢀFabricatedꢀwithꢀISSI'sꢀad-
vancedꢀCMOSꢀtechnology,ꢀtheꢀdeviceꢀintegratesꢀaꢀ2-bitꢀ
burstꢀcounter,ꢀhigh-speedꢀSRAMꢀcore,ꢀandꢀhigh-driveꢀ
capabilityꢀ outputsꢀ intoꢀ aꢀ singleꢀ monolithicꢀ circuit.ꢀ Allꢀ
synchronousꢀinputsꢀpassꢀthroughꢀregistersꢀcontrolledꢀbyꢀ
aꢀpositive-edge-triggeredꢀsingleꢀclockꢀinput.
•ꢀ Internalꢀself-timedꢀwriteꢀcycle
•ꢀ IndividualꢀByteꢀWriteꢀControlꢀandꢀGlobalꢀWrite
•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀdataꢀandꢀ
control
•ꢀ BurstꢀsequenceꢀcontrolꢀusingꢀMODEꢀinputꢀꢀ
•ꢀ Threeꢀchipꢀenableꢀoptionꢀforꢀsimpleꢀdepthꢀex-
pansionꢀandꢀaddressꢀpipelining
•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs
•ꢀ AutoꢀPower-downꢀduringꢀdeselect
•ꢀ Singleꢀcycleꢀdeselect
Writeꢀcyclesꢀareꢀinternallyꢀself-timedꢀandꢀareꢀinitiatedꢀbyꢀ
theꢀrisingꢀedgeꢀofꢀtheꢀclockꢀinput.ꢀWriteꢀcyclesꢀcanꢀbeꢀ
oneꢀtoꢀfourꢀbytesꢀwideꢀasꢀcontrolledꢀbyꢀtheꢀwriteꢀcontrolꢀ
inputs.
•ꢀ SnoozeꢀMODEꢀforꢀreduced-powerꢀstandby
•ꢀ JTAGꢀBoundaryꢀScanꢀforꢀBGAꢀpackage
•ꢀ PowerꢀSupply
Separateꢀbyteꢀenablesꢀallowꢀindividualꢀbytesꢀtoꢀbeꢀwritten.ꢀ
Theꢀbyteꢀwriteꢀoperationꢀisꢀperformedꢀbyꢀusingꢀtheꢀbyteꢀ
writeꢀenableꢀ(BWE)ꢀinputꢀcombinedꢀwithꢀoneꢀorꢀmoreꢀ
individualꢀbyteꢀwriteꢀsignalsꢀ(BWx). Inꢀaddition,ꢀGlobalꢀ
Writeꢀ(GW)ꢀisꢀavailableꢀforꢀwritingꢀallꢀbytesꢀatꢀoneꢀtime,ꢀ
regardlessꢀofꢀtheꢀbyteꢀwriteꢀcontrols.
ꢀ LPS:ꢀVdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%)
VPS:ꢀVdd 2.5V (+ 5%), Vddq 2.5V (+ 5%)
VVPS:ꢀVdd 1.8V (+ 5%), Vddq 1.8V (+ 5%)
•ꢀ JEDECꢀ100-PinꢀQFP,ꢀ119-ballꢀBGA,ꢀandꢀ165-
ballꢀBGAꢀpackages
BurstsꢀcanꢀbeꢀinitiatedꢀwithꢀeitherꢀADSPꢀ(AddressꢀStatusꢀ
Processor)ꢀorꢀADSCꢀ(AddressꢀStatusꢀCacheꢀController)ꢀ
inputꢀpins.ꢀSubsequentꢀburstꢀaddressesꢀcanꢀbeꢀgener-
atedꢀinternallyꢀandꢀcontrolledꢀbyꢀtheꢀADVꢀ(burstꢀaddressꢀ
advance)ꢀinputꢀpin.ꢀ
•ꢀ Lead-freeꢀavailable
Theꢀmodeꢀpinꢀisꢀusedꢀtoꢀselectꢀtheꢀburstꢀsequenceꢀor-
der,ꢀLinearꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀLOW.ꢀ
InterleaveꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀHIGHꢀ
orꢀleftꢀfloating.
FAST ACCESS TIME
Symbol
Parameter
250
2.6ꢀ
4ꢀ
200
3.1ꢀ
5ꢀ
166
3.8ꢀ
6ꢀ
Units
ns
ꢀ
ꢀ
ꢀ
tkq
tkc
ꢀ
ClockꢀAccessꢀTimeꢀ
CycleꢀTimeꢀ
ns
Frequencyꢀ
250ꢀ
200ꢀ
166ꢀ
MHz
Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
Rev. B3
05/26/2017