5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IS61LPD25636A-200B2
IS61LPD25636A-200B2 PDF预览

IS61LPD25636A-200B2

更新时间： 2024-11-11 04:58:35
品牌 Logo 应用领域
美国芯成 - ISSI /
页数 文件大小 规格书
32页 208K
描述
256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM

阅读下载

中文翻译

获取价格

IS61LPD25636A-200B2 数据手册

 浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第2页浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第3页浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第4页浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第5页浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第6页浏览型号IS61LPD25636A-200B2的Datasheet PDF文件第7页 
®
IS61VPD25636A IS61LPD25636A  
IS61VPD51218A IS61LPD51218A  
ISSI  
256K x 36, 512K x 18  
9 Mb SYNCHRONOUS PIPELINED,  
DOUBLE CYCLE DESELECT STATIC RAM  
MAY 2005  
DESCRIPTION  
FEATURES  
The ISSIIS61LPD/VPD25636AandIS61LPD/VPD51218A  
are high-speed, low-power synchronous static RAMs de-  
signed to provide burstable, high-performance memory for  
communicationandnetworkingapplications.TheIS61LPD/  
VPD25636Aisorganizedas262,144wordsby36bits,and  
the IS61LPD/VPD51218A is organized as 524,288 words  
by18bits.FabricatedwithISSI'sadvancedCMOStechnol-  
ogy,thedeviceintegratesa2-bitburstcounter,high-speed  
SRAM core, and high-drive capability outputs into a single  
monolithic circuit. All synchronous inputs pass through  
registers controlled by a positive-edge-triggered single  
clock input.  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Burst sequence control using MODE input  
• Three chip enable option for simple depth  
expansion and address pipelining  
• Common data inputs and data outputs  
• Auto Power-down during deselect  
• Double cycle deselect  
Writecyclesareinternallyself-timedandareinitiatedbythe  
risingedgeoftheclockinput.Writecyclescanbeonetofour  
bytes wide as controlled by the write control inputs.  
• Snooze MODE for reduced-power standby  
• JTAG Boundary Scan for PBGA package  
• Power Supply  
Separate byte enables allow individual bytes to be written.  
The byte write operation is performed by using the byte  
write enable (BWE) input combined with one or more  
individual byte write signals (BWx). In addition, Global  
Write (GW) is available for writing all bytes at one time,  
regardless of the byte write controls.  
LPD: VDD 3.3V + 5%, VDDQ 3.3V/2.5V + 5%  
VPD: VDD 2.5V + 5%, VDDQ 2.5V + 5%  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller)  
input pins. Subsequent burst addresses can be generated  
internally and controlled by the ADV (burst address  
advance) input pin.  
• JEDEC 100-Pin TQFP,  
119-pin PBGA and 165-pin PBGA package  
The mode pin is used to select the burst sequence order,  
Linear burst is achieved when this pin is tied LOW.  
Interleave burst is achieved when this pin is tied HIGH or  
left floating.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
250  
2.6  
4
200  
3.1  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
ns  
Frequency  
250  
200  
MHz  
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability  
arisingoutoftheapplicationoruseofanyinformation, productsorservicesdescribedherein. Customersareadvisedtoobtainthelatestversionofthisdevicespecificationbeforerelyingonany  
publishedinformationandbeforeplacingordersforproducts.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
Rev. A  
1
05/09/05  
1234567...32

中文翻译

下载PDF

与IS61LPD25636A-200B2相关器件

型号 品牌 获取价格 描述 数据表
IS61LPD25636A-200B2I ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200B3 ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200B3I ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200TQ ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200TQ2I ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200TQI ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-200TQLI ISSI

获取价格

 		Cache SRAM, 256KX36, 3.1ns, CMOS, PQFP100, TQFP-100
IS61LPD25636A-250B2 ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-250B2I ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61LPD25636A-250B3 ISSI

获取价格

 		256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM

与IS61LPD25636A-200B2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证