5秒后页面跳转
IS61LF6432A-8.5TQI PDF预览

IS61LF6432A-8.5TQI

更新时间: 2024-11-11 04:58:35
品牌 Logo 应用领域
美国芯成 - ISSI /
页数 文件大小 规格书
16页 91K
描述
64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM

IS61LF6432A-8.5TQI 数据手册

 浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第2页浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第3页浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第4页浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第5页浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第6页浏览型号IS61LF6432A-8.5TQI的Datasheet PDF文件第7页 
®
IS61LF6436A  
IS61LF6432A  
ISSI  
64K x 32, 64Kx36  
SYNCHRONOUS FLOW-THROUGH  
STATIC RAM  
OCTOBER2005  
DESCRIPTION  
FEATURES  
TheISSIIS61LF6432AandIS61LF6436Aarehigh-speed,  
low-power synchronous static RAM designed to provide a  
burstable, high-performance, memory. IS61LF6432A is  
organized as 65,536 words by 32 bits. IS61LF6436A is  
organized as 65,536 words by 36 bits. They are fabricated  
with ISSI's advanced CMOS technology. The device inte-  
grates a 2-bit burst counter, high-speed SRAM core, and  
high-drivecapabilityoutputsintoasinglemonolithiccircuit.  
All synchronous inputs pass through registers controlled  
by a positive-edge-triggered single clock input.  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Interleaved or linear burst sequence control  
using MODE input  
• Three chip enables for simple depth expansion  
and address pipelining  
• Common data inputs and data outputs  
• Power-down control by ZZ input  
• JEDEC 100-Pin TQFP package  
• Power Supply:  
Writecyclesareinternallyself-timedandareinitiatedbythe  
risingedgeoftheclockinput. Writecyclescanbefromone  
to four bytes wide as controlled by the write control inputs.  
Separate byte enables allow individual bytes to be written.  
BWacontrolsDQa,BWbcontrolsDQb,BWccontrolsDQc,  
BWd controls DQd, conditioned by BWE being LOW. A  
LOW on GW input would cause all bytes to be written.  
+3.3V VDD  
+3.3V or 2.5V VDDQ  
• Control pins mode upon power-up:  
– MODE in interleave burst mode  
– ZZ in normal operation mode  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller)  
input pins. Subsequent burst addresses can be generated  
internally by the IS61LF6432A/36A and controlled by the  
ADV (burst address advance) input pin.  
• Industrial Temperature Available:  
(-40oC to +85oC)  
• Lead-free available  
The mode pin is used to select the burst sequence order.  
Linear burst is achieved when this pin is tied LOW. Inter-  
leave burst is achieved when this pin is tied HIGH or left  
floating.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
8.5  
8.5  
11  
Unit  
ns  
Clock Access Time  
Cycle Time  
tKC  
ns  
Frequency  
90  
MHz  
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time  
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to  
obtain the latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
Rev. B  
1
08/25/05  

与IS61LF6432A-8.5TQI相关器件

型号 品牌 获取价格 描述 数据表
IS61LF6432A-8.5TQLI ISSI

获取价格

64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF6436A ISSI

获取价格

64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF6436A-8.5TQI ISSI

获取价格

64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF6436A-8.5TQI-TR ISSI

获取价格

IC SRAM 2M PARALLEL 100TQFP
IS61LF6436A-8.5TQLI ISSI

获取价格

64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF6436A-8.5TQLI-TR ISSI

获取价格

IC SRAM 2M PARALLEL 100TQFP
IS61LP12832-133BI ISSI

获取价格

Cache SRAM, 128KX32, 4ns, CMOS, PBGA119, PLASTIC, BGA-119
IS61LP12832-200BI ISSI

获取价格

Cache SRAM, 128KX32, 3.1ns, CMOS, PBGA119, PLASTIC, BGA-119
IS61LP12836-133TQ ISSI

获取价格

Cache SRAM, 128KX36, 4ns, CMOS, PQFP100, TQFP-100
IS61LP6432A ISSI

获取价格

64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM