5秒后页面跳转
IS61C512-35J PDF预览

IS61C512-35J

更新时间: 2024-11-30 04:44:47
品牌 Logo 应用领域
矽成 - ICSI 内存集成电路静态存储器光电二极管
页数 文件大小 规格书
8页 425K
描述
64K x 8 HIGH-SPEED CMOS STATIC RAM

IS61C512-35J 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:SOJ, SOJ32,.34Reach Compliance Code:unknown
风险等级:5.87最长访问时间:35 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-J32
JESD-609代码:e0内存密度:524288 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
端子数量:32字数:65536 words
字数代码:64000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:64KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ32,.34封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
电源:5 V认证状态:Not Qualified
最大待机电流:0.00075 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.09 mA
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

IS61C512-35J 数据手册

 浏览型号IS61C512-35J的Datasheet PDF文件第2页浏览型号IS61C512-35J的Datasheet PDF文件第3页浏览型号IS61C512-35J的Datasheet PDF文件第4页浏览型号IS61C512-35J的Datasheet PDF文件第5页浏览型号IS61C512-35J的Datasheet PDF文件第6页浏览型号IS61C512-35J的Datasheet PDF文件第7页 
IS61C512  
64K x 8 HIGH-SPEED CMOS STATIC RAM  
FEATURES  
DESCRIPTION  
The ICSI IS61C512 is a very high-speed, low power, 65,536  
word by 8-bit CMOS static RAMs. They are fabricated using  
ICSI's high-performance CMOS technology. This highly  
reliable process coupled with innovative circuit design  
techniques, yields higher performance and low power con-  
sumption devices.  
• Pin compatible with 128K x 8 devices  
• High-speed access time: 15, 20, 25, 35 ns  
Low active power: 500 mW (typical)  
• Low standby power  
— 250 µW (typical) CMOS standby  
• Output Enable (OE) and two Chip Enable  
(CE1 and CE2) inputs for ease in applications  
• Fully static operation: no clock or refresh  
required  
• TTL compatible inputs and outputs  
• Single 5V (±10%) power supply  
When CE1 is HIGH or CE2 is LOW (deselected), the device  
assumes a standby mode at which the power dissipation can  
be reduced down to 1 mW (typical) with CMOS input levels.  
Easy memory expansion is provided by using two Chip Enable  
inputs, CE1 and CE2. The active LOW Write Enable (WE)  
controls both writing and reading of the memory.  
The IS61C512 is available in 32-pin 300mil DIP, SOJ and  
8*20mm TSOP-1 packages.  
FUNCTIONAL BLOCK DIAGRAM  
512 X 1024  
MEMORY ARRAY  
A0-A15  
DECODER  
VCC  
GND  
I/O  
DATA  
COLUMN I/O  
I/O0-I/O7  
CIRCUIT  
CE1  
CE2  
CONTROL  
CIRCUIT  
OE  
WE  
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors  
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.  
Integrated Circuit Solution Inc.  
1
SR011-0B  

与IS61C512-35J相关器件

型号 品牌 获取价格 描述 数据表
IS61C512-35JI ICSI

获取价格

64K x 8 HIGH-SPEED CMOS STATIC RAM
IS61C512-35K ETC

获取价格

x8 SRAM
IS61C512-35KI ISSI

获取价格

Standard SRAM, 64KX8, 35ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
IS61C512-35M ISSI

获取价格

Standard SRAM, 64KX8, 35ns, CMOS, PDIP32, 0.400 INCH, PLASTIC, DIP-32
IS61C512-35MI ISSI

获取价格

Standard SRAM, 64KX8, 35ns, CMOS, PDIP32, 0.400 INCH, PLASTIC, DIP-32
IS61C512-35N ICSI

获取价格

64K x 8 HIGH-SPEED CMOS STATIC RAM
IS61C512-35NI ICSI

获取价格

64K x 8 HIGH-SPEED CMOS STATIC RAM
IS61C512-35T ICSI

获取价格

64K x 8 HIGH-SPEED CMOS STATIC RAM
IS61C512-35TI ICSI

获取价格

64K x 8 HIGH-SPEED CMOS STATIC RAM
IS61C5128-10K ISSI

获取价格

Standard SRAM, 512KX8, 10ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36