Datasheet > IS43R83200B-6TL-TR

IS43R83200B-6TL-TR

更新时间： 2024-10-27 19:51:23

品牌	Logo	应用领域
美国芯成 - ISSI		动态存储器
页数	文件大小	规格书
41页	830K
描述
DRAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IS43R83200B-6TL-TR 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84
Base Number Matches：	1

IS43R83200B-6TL-TR 数据手册

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第2页

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第3页

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第4页

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第5页

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第6页

浏览型号IS43R83200B-6TL-TR的Datasheet PDF文件第7页

IS43R83200B, IS46R83200B

IS43R16160B, IS46R16160B

32Mx8, 16Mx16

256Mb DDR Synchronous DRAM

AUGUST 2010

FEATURES:

•ꢀ Vd d =Vd d q = 2.5V+0.2V (-5, -6, -75)

•ꢀ Double data rate architecture; two data transfers

per clock cycle.

•ꢀ Bidirectional , data strobe (DQS) is transmitted/

received with data

•ꢀ Differential clock input (CLK and /CLK)

DESCRIPTION:

IS43/46R83200B is a 4-bank x 8,388,608-word x8bit,

IS43/46R16160B is a 4-bank x 4,194,304-word x 16bit

double data rate synchronous DRAM , with SSTL_2

interface. All control and address signals are referenced

to the rising edge of CLK. Input data is registered on

both edges of data strobe, and output data and data

strobe are referenced on both edges of CLK. The device

achieves very high speed clock rate up to 200 MHz.

•ꢀ DLL aligns DQ and DQS transitions with CLK

transitions edges of DQS

•ꢀ Commands entered on each positive CLK edge;

•ꢀ Data and data mask referenced to both edges of

KEY TIMING PARAMETERS

Parameter

-5

-6

-75 Unit

DQS

Clk Cycle Time

•ꢀ 4 bank operation controlled by BA0 , BA1

CAS Latency = 3

CAS Latency = 2.5

CAS Latency = 2

7.5

(Bank Address)

•ꢀ /CAS latency -2.0 / 2.5 / 3.0 (programmable) ;

Burst length -2 / 4 / 8 (programmable)

Burst type -Sequential / Interleave (program-

mable)

Clk Frequency

CAS Latency = 3

CAS Latency = 2.5

CAS Latency = 2

200

133

167

133

133 MHz

•ꢀ Auto precharge/ All bank precharge controlled

by A10

Access Time from Clock

CAS Latency = 3

•ꢀ 8192 refresh cycles / 64ms (4 banks concurrent

+0.70 +0.70 +0.75 ns

refresh)

CAS Latency = 2.5 +0.70 +0.70 +0.75 ns

CAS Latency = 2

•ꢀ Auto refresh and Self refresh

+0.75 +0.75 +0.75 ns

•ꢀ Row address A0-12 / Column address A0-9(x8)/

A0-8(x16)

•ꢀ SSTL_2 Interface

•ꢀ Package:

ADDRESS TABLE

Parameter

32M x 8

16M x 16

66-pin TSOP II (x8 and x16)

60-ball TF-BGA (x16 only)

Conﬁguration

8M x 8 x 4

banks

4M x 16 x 4

banks

Bank Address Pins

BA0, BA1

•ꢀ Temperature Range:

Commercial (0^oC to +70^oC)

Industrial (-40^oC to +85^oC)

Automotive (-40^oC to +85^oC)

Autoprecharge Pins

Row Addresses

Column Addresses

Refresh Count

A10/AP

A0 – A12

A0 – A9

A10/AP

A0 – A12

A0 – A8

8192 / 64ms 8192 / 64ms

notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the

latest version of this device speciﬁcation before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-

ably be expected to cause failure of the life support system or to signiﬁcantly affect its safety or effectiveness. Products are not authorized for use in such applications

unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.

Rev. E

08/13/2010

12 3 4 5 6 7...41

中文翻译

下载PDF

与IS43R83200B-6TL-TR相关器件

型号	品牌	获取价格	描述	数据表
IS43R83200B-75T	ISSI	获取价格	DDR DRAM, 32MX8, 0.75ns, CMOS, PDSO66, PLASTIC, TSOP2-66
IS43R83200D	ISSI	获取价格	8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM
IS43R83200D-4BL	ISSI	获取价格	DDR DRAM, 32MX8, 0.7ns, CMOS, PBGA60, 8 X 13 MM , 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE
IS43R83200D-4TL-TR	ISSI	获取价格	DDR DRAM, 32MX8, 0.7ns, CMOS, PDSO66
IS43R83200D-5BLI	ISSI	获取价格	DDR DRAM, 32MX8, 0.7ns, CMOS, PBGA60, 8 X 13 MM , 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE
IS43R83200D-5TL	ISSI	获取价格	8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM
IS43R83200D-5TLI	ISSI	获取价格	8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM
IS43R83200D-5TL-TR	ISSI	获取价格	IC DRAM 256M PARALLEL 66TSOP II
IS43R83200D-6BLI	ISSI	获取价格	DDR DRAM, 32MX8, 0.7ns, CMOS, PBGA60, 8 X 13 MM , 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE
IS43R83200D-6BLI-TR	ISSI	获取价格	DDR DRAM, 32MX8, 0.7ns, CMOS, PBGA60

与IS43R83200B-6TL-TR相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

10
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

10
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

37
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

45

产品中心

服务支持

精选活动

关于我们

帮助中心

IS43R83200B-6TL-TR

IS43R83200B-6TL-TR 技术参数

IS43R83200B-6TL-TR 数据手册

与IS43R83200B-6TL-TR相关器件

与IS43R83200B-6TL-TR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS43R83200B-6TL-TR

IS43R83200B-6TL-TR 技术参数

IS43R83200B-6TL-TR 数据手册

与IS43R83200B-6TL-TR相关器件

与IS43R83200B-6TL-TR相关文章

您还可以找

您在本页遇到什么问题？