5秒后页面跳转
5962F9670401VXC PDF预览

5962F9670401VXC

更新时间: 2024-02-14 04:52:17
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器逻辑集成电路
页数 文件大小 规格书
1页 13K
描述
Radiation Hardened Dual J-K Flip-Flop

5962F9670401VXC 技术参数

生命周期:Transferred包装说明:,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.66Is Samacsys:N
系列:ACJESD-30 代码:R-CDFP-F16
JESD-609代码:e4逻辑集成电路类型:J-K FLIP-FLOP
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):21 ns
认证状态:Not Qualified最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:GOLD
端子形式:FLAT端子位置:DUAL
总剂量:300k Rad(Si) V触发器类型:NEGATIVE EDGE
Base Number Matches:1

5962F9670401VXC 数据手册

  
ACS112MS  
Radiation Hardened  
Dual J-K Flip-Flop  
January 1996  
Features  
Pinouts  
16 PIN CERAMIC DUAL-IN-LINE  
MIL-STD-1835, DESIGNATOR CDIP2-T16,  
LEAD FINISH C  
• Devices QML Qualified in Accordance with MIL-PRF-38535  
• Detailed Electrical and Screening Requirements are Contained in  
SMD# 5962-96704 and Intersil’sIntersil QM Plan  
TOP VIEW  
• 1.25 Micron Radiation Hardened SOS CMOS  
CP1  
K1  
1
2
3
4
5
6
7
8
16 VCC  
15 R1  
14 R2  
13 CP2  
12 K2  
11 J2  
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)  
• Single Event Upset (SEU) Immunity: <1 x 10-10 Errors/Bit/Day  
(Typ)  
J1  
S1  
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm2/mg  
• Dose Rate Upset . . . . . . . . . . . . . . . . >1011 RAD (Si)/s, 20ns Pulse  
• Dose Rate Survivability. . . . . . . . . . . >1012 RAD (Si)/s, 20ns Pulse  
• Latch-Up Free Under Any Conditions  
Q1  
Q1  
10 S2  
Q2  
9
Q2  
GND  
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55oC to +125oC  
• Significant Power Reduction Compared to ALSTTL Logic  
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V  
16 PIN CERAMIC FLATPACK  
MIL-STD-1835, DESIGNATOR CDFP4-F16,  
LEAD FINISH C  
• Input Logic Levels  
TOP VIEW  
- VIL = 30% of VCC Max  
- VIH = 70% of VCC Min  
CP1  
K1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
VCC  
R1  
• Input Current 1µA at VOL, VOH  
J1  
R2  
• Fast Propagation Delay . . . . . . . . . . . . . . . . 21ns (Max), 14ns (Typ)  
S1  
CP2  
K2  
Q1  
Description  
Q1  
J2  
Q2  
S2  
The Intersil ACS112MS is a Radiation Hardened Dual J-K Flip-Flop with  
Set and Reset. The output change states on the negative transition of  
the clock (CP1N or CP2N).  
GND  
Q2  
The ACS112MS utilizes advanced CMOS/SOS technology to achieve  
high-speed operation. This device is a member of the radiation hard-  
ened, high-speed, CMOS/SOS Logic Family.  
The ACS112MS is supplied in a 16 lead Ceramic Flatpack (K suffix) or a  
Ceramic Dual-In-Line Package (D suffix).  
Ordering Information  
PART NUMBER  
5962F9670401VEC  
5962F9670401VXC  
ACS112D/Sample  
ACS112K/Sample  
ACS112HMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
MIL-PRF-38535 Class V  
MIL-PRF-38535 Class V  
Sample  
PACKAGE  
o
o
-55 C to +125 C  
16 Lead SBDIP  
o
o
-55 C to +125 C  
16 Lead Ceramic Flatpack  
16 Lead SBDIP  
o
25 C  
o
25 C  
Sample  
16 Lead Ceramic Flatpack  
Die  
o
25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518816  
File Number 3571.1  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1

与5962F9670401VXC相关器件

型号 品牌 描述 获取价格 数据表
5962F9670402VEC ETC J-K-Type Flip-Flop

获取价格

5962F9670402VEX WEDC J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CM

获取价格

5962F9670402VFC WEDC D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, CMOS, CQCC20

获取价格

5962F9670402VFX WEDC IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, FF/Latch

获取价格

5962F9670402VXC ETC J-K-Type Flip-Flop

获取价格

5962F9670501VCC INTERSIL Radiation Hardened Quad Buffer, Three-State

获取价格