5秒后页面跳转
捷配首页

Datasheet > 5962-8688001XA
5962-8688001XA PDF预览

5962-8688001XA

更新时间： 2024-01-16 12:21:28
品牌 Logo 应用领域
英特矽尔 - INTERSIL 外围集成电路数据传输
页数 文件大小 规格书
15页 179K
描述
CMOS ARINC Bus Interface Circuit

阅读下载

获取价格

5962-8688001XA 技术参数

生命周期：Obsolete零件包装代码：LCC
包装说明：QCCN,针数：44
Reach Compliance Code：unknownHTS代码：8542.31.00.01
风险等级：5.75Is Samacsys：N
地址总线宽度：边界扫描：NO
最大时钟频率：1 MHz数据编码/解码方法：NRZ
最大数据传输速率：0.01220703125 MBps外部数据总线宽度：16
JESD-30 代码：S-CQCC-N44JESD-609代码：e0
长度：16.535 mm低功率模式：YES
串行 I/O 数：1端子数量：44
最高工作温度：125 °C最低工作温度：-55 °C
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装代码：QCCN
封装形状：SQUARE封装形式：CHIP CARRIER
认证状态：Not Qualified筛选级别：MIL-STD-883
座面最大高度：3.05 mm最大供电电压：5.25 V
最小供电电压：4.75 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：TIN LEAD
端子形式：NO LEAD端子节距：1.27 mm
端子位置：QUAD宽度：16.535 mm
uPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches：1

5962-8688001XA 数据手册

 浏览型号5962-8688001XA的Datasheet PDF文件第2页浏览型号5962-8688001XA的Datasheet PDF文件第3页浏览型号5962-8688001XA的Datasheet PDF文件第4页浏览型号5962-8688001XA的Datasheet PDF文件第5页浏览型号5962-8688001XA的Datasheet PDF文件第6页浏览型号5962-8688001XA的Datasheet PDF文件第7页 
HS-3282  
REFERENCE AN400  
March 1997  
CMOS ARINC Bus Interface Circuit  
Features  
Description  
• ARlNC Specification 429 Compatible  
• Data Rates of 100 Kilobits or 12.5 Kilobits  
• Separate Receiver and Transmitter Section  
The HS-3282 is a high performance CMOS bus interface  
circuit that is intended to meet the requirements of ARINC  
Specification 429, and similar encoded, time multiplexed  
serial data protocols. This device is intended to be used with  
the HS-3182, a monolithic Dl bipolar differential line driver  
designed to meet the specifications of ARINC 429. The  
ARINC 429 bus interface circuit consists of two (2) receivers  
and a transmitter operating independently as shown in  
Figure 1. The two receivers operate at a frequency that is ten  
(10) times the receiver data rate, which can be the same or  
different from the transmitter data rate. Although the two  
receivers operate at the same frequency, they are  
functionally independent and each receives serial data asyn-  
chronously. The transmitter section of the ARINC bus  
interface circuit consists mainly of a First-In First-Out (FIFO)  
memory and timing circuit. The FIFO memory is used to hold  
up to eight (8) ARINC data words for transmission serially.  
The timing circuit is used to correctly separate each ARINC  
word as required by ARINC Specification 429. Even though  
ARINC Specification 429 specifies a 32-bit word, including  
parity, the HS-3282 can be programmed to also operate with  
a word length of 25 bits. The incoming receiver data word  
parity is checked, and a parity status is stored in the receiver  
latch and output on Pin BD08 during the 1st word. [A logic  
“0” indicates that an odd number of logic “1” s were received  
and stored; a logic “1” indicates that an even number of logic  
“1”s were received and stored]. In the transmitter the parity  
generator will generate either odd or even parity depending  
upon the status of PARCK control signal. A logic “0” on BD12  
will cause odd parity to be used in the output data stream.  
• Dual and Independent Receivers, Connecting Directly  
to ARINC Bus  
• Serial to Parallel Receiver Data Conversion  
• Parallel to Serial Transmitter Data Conversion  
• Word Lengths of 25 or 32 Bits  
• Parity Status of Received Data  
• Generate Parity of Transmitter Data  
• Automatic Word Gap Timer  
• Single 5V Supply  
• Low Power Dissipation  
• Full Military Temperature Range  
Ordering Information  
PKG.  
NO.  
PACKAGE  
CERDIP  
SMD#  
TEMP. RANGE  
PART NUMBER  
o
o
-55 C to +125 C HS1-3282-8  
F40.6  
5962-8688001QA F40.6  
o
o
CLCC  
-40 C to +85 C HS4-3282-9+  
J44.A  
J44.A  
o
o
-55 C to +125 C HS4-3282-8  
SMD#  
5962-8688001XA J44.A  
Versatility is provided in both the transmitter and receiver by  
the external clock input which allows the bus interface circuit  
to operate at data rates from 0 to 100 kilobits. The external  
clock must be ten (10) times the data rate to insure no data  
ambiguity.  
The ARINC bus interface circuit is fully guaranteed to  
support the data rates of ARINC specification 429 over both  
the voltage (±5%) and full military temperature range. It  
interfaces with UL, CMOS or NMOS support circuitry, and  
uses the standard 5-volt V  
supply.  
CC  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 2964.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 19959-183  
1234567...15

下载PDF

与5962-8688001XA相关器件

型号 品牌 描述 获取价格 数据表
5962-8688001XX WEDC Serial I/O Controller, 1 Channel(s), 0.01220703125MBps, CMOS, CQCC44, CERAMIC, LCC-44

获取价格
5962-8688002QA ETC Transceiver

获取价格
5962-8688002XA ETC Transceiver

获取价格
5962-86881012A TI LS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, QCC20, 0.350 X 0.350 INCH, CC-20

获取价格
5962-86881012C ETC Fixed Point ALU

获取价格
5962-8688101RA TI LS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, DIP20, 0.250 X 1.0625 INCH, DIP-20

获取价格

与5962-8688001XA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证