5秒后页面跳转
IN74HCT126A PDF预览

IN74HCT126A

更新时间: 2024-02-23 00:26:45
品牌 Logo 应用领域
IKSEMICON
页数 文件大小 规格书
6页 221K
描述
Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS

IN74HCT126A 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.79
Base Number Matches:1

IN74HCT126A 数据手册

 浏览型号IN74HCT126A的Datasheet PDF文件第2页浏览型号IN74HCT126A的Datasheet PDF文件第3页浏览型号IN74HCT126A的Datasheet PDF文件第4页浏览型号IN74HCT126A的Datasheet PDF文件第5页浏览型号IN74HCT126A的Datasheet PDF文件第6页 
TECHNICAL DATA  
IN74HCT126A  
Quad 3-State Noninverting Buffers  
High-Performance Silicon-Gate CMOS  
The IN74HCT126A is identical in pinout to the LS/ALS126. The  
IN74HCT126A may be used as a level converter for interfacing TTL or  
NMOS outputs to High Speed CMOS inputs.  
The IN74HCT126A noninverting buffers are designed to be used with  
3-state memory address drivers, clock drivers, and other bus-oriented  
systems. The devices have four separate output enables that are active-  
high.  
ORDERING INFORMATION  
IN74HCT126AN Plastic  
IN74HCT126AD SOIC  
TA = -55° to 125° C for all packages  
TTL/NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
FUNCTION TABLE  
Inputs  
OE  
Output  
A
H
L
Y
H
L
Z
PIN 14 =VCC  
PIN 7 = GND  
H
H
L
X
X = don’t care  
Z = high impedance  
Rev. 00  

与IN74HCT126A相关器件

型号 品牌 描述 获取价格 数据表
IN74HCT126AD INTEGRAL QUAD 3-STATE NONINVERTING BUFFERS

获取价格

IN74HCT126AD IKSEMICON Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS

获取价格

IN74HCT126AN IKSEMICON Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS

获取价格

IN74HCT126AN INTEGRAL QUAD 3-STATE NONINVERTING BUFFERS

获取价格

IN74HCT132A IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132A INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格