5秒后页面跳转
IDTV105ADAG PDF预览

IDTV105ADAG

更新时间: 2024-11-09 12:02:43
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
19页 324K
描述
DUAL-CHANNEL,TRIPLE 10-BIT LVDS TRANSMITTER

IDTV105ADAG 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.79
Base Number Matches:1

IDTV105ADAG 数据手册

 浏览型号IDTV105ADAG的Datasheet PDF文件第2页浏览型号IDTV105ADAG的Datasheet PDF文件第3页浏览型号IDTV105ADAG的Datasheet PDF文件第4页浏览型号IDTV105ADAG的Datasheet PDF文件第5页浏览型号IDTV105ADAG的Datasheet PDF文件第6页浏览型号IDTV105ADAG的Datasheet PDF文件第7页 
DATASHEET  
ADVANCE INFORMATION  
DUAL-CHANNEL,TRIPLE 10-BIT LVDS TRANSMITTER  
CONFIDENTIAL  
IDTV105A  
General Description  
Features  
The V105A LVDS display interface transmitter is designed  
to support pixel data transmission between a video  
processing engine and a digital video display. The dual  
channel LVDS output supports pixel rates up to 150 MHz,  
enabling compatibility with 1080p and WUXGA display  
resolutions.  
Dual 32+3-bit LVTTL input supports up to 150 MHz pixel  
rate.  
Dual pixel, LVDS output supports 150 MHz pixel rate  
(compatible with 1080p and WUXGA resolution)  
Internal PLL requires no external loop filter  
Selectable rising or falling clock edge for data alignment  
Compatible with Spread Spectrum clock source  
Total 67-bit LVCMOS/LVTTL input is provided. The V105A  
converts the 67 bit parallel input data into two 5-pair LVDS  
(Low Voltage Differential Signaling) serial data outputs, in  
odd/even pixel format. Input data can be clocked on the  
rising or falling edge of the input clock (selectable). In video  
applications the 35 data bits are normally divided into 10  
bits for each R, G and B channel and 5 control bits (which  
includes VSYNC, HSYNC and DE).  
Reduced LVDS output voltage swing mode (selectable)  
to minimize EMI  
Single 3.3 V supply  
Low power consumption CMOS design  
Power down mode  
Available in 144 pin LQFP package (14x14mm body size)  
Block Diagram  
TXA1+  
TXA1-  
TXB1+  
10  
TA1[9:0]  
10  
TB1[9:0]  
35  
TXB1-  
10  
TC1[9:0]  
Data  
TXC1+  
2
RES1[2:1]  
Serializer  
TXC1-  
TTL Input  
TXD1+  
TXD1-  
TXE1+  
TXE1-  
10  
TA2[9:0]  
Data latch,  
10  
TB2[9:0]  
Bit Mapper,  
10  
TC2[9:0]  
Demux  
2
RES2[2:1]  
TXD2+  
TXD2-  
TXE2+  
HSYNC  
VSYNC  
DE  
35  
TXE2-  
Data  
TXA2+  
Serializer  
TXA2-  
3
TXB2+  
TXB2-  
TXC2+  
TXC2-  
CTRL  
MAP  
R/F  
RS  
PD  
TEST  
TCLK1+  
TCLK1-  
PLL and  
Device Timing  
CLKIN  
TCLK2+  
TCLK2-  
DUAL-CHANNEL,TRIPLE 10-BIT LVDS TRANSMITTER  
1
IDTV105A  
7121/3  
CONFIDENTIAL  

与IDTV105ADAG相关器件

型号 品牌 获取价格 描述 数据表
IDTVP386GLFT IDT

获取价格

Converter
IDTVP386PAG IDT

获取价格

Converter
IDTVP386PAG8 IDT

获取价格

Line Receiver
IDTVS330 IDT

获取价格

LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH
IDTVS330DCG IDT

获取价格

LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH
IDTVS330DCG8 IDT

获取价格

LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH
IDTVS330QG IDT

获取价格

LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH
IDTVS330QG8 IDT

获取价格

LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH
IDTVS512 IDT

获取价格

WIDE BANDWIDTH VIDEO SIGNAL SWITCH, 5 PORT
IDTVS512QG IDT

获取价格

WIDE BANDWIDTH VIDEO SIGNAL SWITCH, 5 PORT