5秒后页面跳转
IDTCV128PVG PDF预览

IDTCV128PVG

更新时间: 2024-11-16 18:39:31
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
12页 81K
描述
PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GREEN, SSOP-56

IDTCV128PVG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SSOP包装说明:GREEN, SSOP-56
针数:56Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.82
系列:CV128输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G56JESD-609代码:e3
长度:15.875 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:56
实输出次数:12最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP56,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:2.79 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.49 mm最小 fmax:400 MHz
Base Number Matches:1

IDTCV128PVG 数据手册

 浏览型号IDTCV128PVG的Datasheet PDF文件第2页浏览型号IDTCV128PVG的Datasheet PDF文件第3页浏览型号IDTCV128PVG的Datasheet PDF文件第4页浏览型号IDTCV128PVG的Datasheet PDF文件第5页浏览型号IDTCV128PVG的Datasheet PDF文件第6页浏览型号IDTCV128PVG的Datasheet PDF文件第7页 
1-TO-12 DIFFERENTIAL  
CLOCK BUFFER  
IDTCV128  
DESCRIPTION:  
FEATURES:  
TheCV128differentialbuffercomplieswithIntelDB1200Grev.0.5, andis  
designedtoworkinconjunctionwiththemainclockofCK409,CK410/CK410M  
and CK410B etc., PLL is off in bypass mode and no clock detect.  
• Compliant with Intel DB1200G rev. 0.5  
• DIF Clock Support  
12differential clock output pairs @ 0.7 V  
50 ps skew performance (same gear)  
• OE pin Control of All Outputs  
• 3.3 V Operation  
• Gear Ratio supporting generation of clocks at a different  
frequency ratioed from the input.  
• Split outputs supporting options of 2 outputs @1:1 and  
remaining 10 pairs at an alternate gear  
• Pin level OE control of individual outputs  
• Multiple output frequency options up to 400Mhz as a gear ratio  
of input clocks of 100-400Mhz  
• Output is HCSL compatible  
• SMBus Programmable configurations  
• PLL Bypass Configurable  
• SMBus address configurable to allow multiple buffer control in  
a single control network  
• Programmable Bandwidth  
• Glitchfree transition between frequency states  
• Available in SSOP and TSSOP packages  
FUNCTIONALBLOCKDIAGRAM  
DIF_0  
OE_10_11#  
DIF_0#  
Output  
Control  
DIF_1  
OE[9:0]#  
DIF_1#  
DIF_2  
VTT_PWRGD#/PWRDWN  
DIF_2#  
DIF_3  
DIF_3#  
SCL  
SM Bus  
DIF_4  
Controller  
DIF_4#  
Output  
SDA  
Buffer  
DIF_5  
DIF_5#  
DIF_6  
DIF_6#  
SA_2/PLL/BYPASS#  
DIF_7  
DIF_7#  
CLK_IN  
DIF_8  
DIF_8#  
CLK_IN#  
DIF_9  
DIF_9#  
DIF_10  
HIGH_BW#  
PLL  
DIF_10#  
DIF_11  
DIF_11#  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
JUNE 29, 2007  
1
© 2005 Integrated Device Technology, Inc.  
DSC-6743/A  

与IDTCV128PVG相关器件

型号 品牌 获取价格 描述 数据表
IDTCV128PVG8 IDT

获取价格

PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GRE
IDTCV132BPVG IDT

获取价格

Processor Specific Clock Generator, 200MHz, PDSO56, GREEN, SSOP-56
IDTCV133PA IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56
IDTCV133PAG IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
IDTCV133PAG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
IDTCV136PA IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56
IDTCV136PAG IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
IDTCV136PAG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
IDTCV137PA IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56
IDTCV137PA8 IDT

获取价格

Clock Generator, PDSO56