5秒后页面跳转
IDTCV126PAG PDF预览

IDTCV126PAG

更新时间: 2024-11-16 19:50:07
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
16页 98K
描述
Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56

IDTCV126PAG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:GREEN, TSSOP-56
针数:56Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.77JESD-30 代码:R-PDSO-G56
JESD-609代码:e3长度:14 mm
湿度敏感等级:1端子数量:56
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:400 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
主时钟/晶体标称频率:14.31818 MHz认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Clock Generators
最大压摆率:400 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:6.1 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

IDTCV126PAG 数据手册

 浏览型号IDTCV126PAG的Datasheet PDF文件第2页浏览型号IDTCV126PAG的Datasheet PDF文件第3页浏览型号IDTCV126PAG的Datasheet PDF文件第4页浏览型号IDTCV126PAG的Datasheet PDF文件第5页浏览型号IDTCV126PAG的Datasheet PDF文件第6页浏览型号IDTCV126PAG的Datasheet PDF文件第7页 
PROGRAMMABLE FLEXPC  
IDTCV126  
CLOCK FOR P4 PROCESSOR  
DESCRIPTION:  
FEATURES:  
IDTCV126 is a 56 pin clock device. The CPU output buffer is designed to  
support up to 400MHz processor. This chip has three PLLs inside for CPU,  
SRC/PCI, and 48MHz IO clocks. This device also implements Band-gap  
referencedIREF toreducetheimpactofVDD variationondifferentialoutputs,  
which can provide more robust system performance. Each CPU and SRC/  
PCIhasitsownSpreadSpectrumselection,whichallowsforisolatedchanges  
insteadofaffecting otherclockgroups.  
• One high precision PLL for CPU, SSC, and N programming  
• One high precision PLL for SRC/PCI, SSC, and N programming  
• One high precision PLL for 48MHz  
• Band-gap circuit for differential outputs  
• Support spread spectrum modulation, down spread 0.5% and  
others  
• Support SMBus block read/write, index read/write  
• Selectable output strength for REF, 48MHz, PCI  
• Allows for CPU frequency to change to a higher frequency for  
maximum system computing power  
• Available in SSOP and TSSOP packages  
OUTPUTS:  
• 4*0.7V current –mode differential CPU CLK pair  
• 5*0.7V current –mode differential SRC CLK pair  
• 7*PCI, 3 free running, 33.3MHz  
• 1*48MHz  
KEYSPECIFICATIONS:  
• CPU/SRC CLK cycle to cycle jitter < 50ps  
• PCI CLK cycle to cycle jitter < 500ps  
• 2*REF  
FUNCTIONALBLOCKDIAGRAM  
PLL1  
SSC  
N Programmable  
CPU CLK  
CPU[3:0]  
Output Buffers  
Stop Logic  
XTAL_IN  
XTAL  
IREF  
Osc Amp  
REF[1:0]  
XTAL_OUT  
SDATA  
SM Bus  
Controller  
SCLK  
SRC CLK  
Output Buffer  
Stop Logic  
SRC[4:0]  
PLL2  
SSC  
N Programmable  
PCI[3:0], PCIF[2:0]  
IREF  
VTT_PWRGD#/PD  
Control  
Logic  
FSA.B.C  
48MHz  
Output BUffer  
48MHz  
PLL3  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
JUNE 22, 2006  
1
© 2005 Integrated Device Technology, Inc.  
DSC 6581/9  

与IDTCV126PAG相关器件

型号 品牌 获取价格 描述 数据表
IDTCV126PAG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
IDTCV126PV IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, SSOP-56
IDTCV126PVG IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, SSOP-56
IDTCV126PVG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, SSOP-56
IDTCV128PA IDT

获取价格

PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, TSS
IDTCV128PAG IDT

获取价格

PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GRE
IDTCV128PVG IDT

获取价格

PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GRE
IDTCV128PVG8 IDT

获取价格

PLL Based Clock Driver, CV128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GRE
IDTCV132BPVG IDT

获取价格

Processor Specific Clock Generator, 200MHz, PDSO56, GREEN, SSOP-56
IDTCV133PA IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56