SPI EXCHANGESPI-3TOSPI-4
Issue1.0
IDT88P8341
- Number of errors
- Number of bytes
• Green parts available, see ordering information
FEATURES
• Functionality
- Low speed to high speed SPI exchange device
- Logical port (LP) mapping (SPI-3 <-> SPI-4) tables per direction
- Per LP configurable memory allocation
- Maskable interrupts for fatal errors
- Fragment and burst length configurable per interface: min 16 bytes,
max 256 bytes
• Standard Interfaces
- OIF SPI-3: 8 or 32 bit, 19.44-133 MHz, 256 address range, 64
concurrently active LPs per interface
APPLICATIONS
• Ethernet transport
• SONET / SDH packet transport line cards
• Broadband aggregation
• Multi-service switches
• IP services equipment
- One OIF SPI-4 phase 2: 80 - 400 MHz, 256 address range, 64
concurrently active LPs
- SPI-4 FIFO status channel options:
• LVDS full-rate
• LVTTL eighth-rate
- Compatible with Network Processor Streaming Interface (NPSI)
NPE-Framer mode of operation
- SPI-4 ingress LVDS automatic bit alignment and lane de-skew over
the entire frequency range
DESCRIPTION
TheIDT88P8341isaSPI(SystemPacketInterface)ExchangewithaSPI-
3interfaceandaSPI-4interface. Thedatathatenteronthelowspeedinterface
(SPI-3)aremappedtologicalidentifiers(LIDs)andenqueuedfortransmission
overthe highspeedinterface (SPI-4). The data thatenteronthe highspeed
interface (SPI-4) are mapped to logical identifiers (LIDs) and enqueued for
transmissionoverthelowspeedinterface(SPI-3).AdataflowbetweenSPI-
3 and SPI-4 interfaces is accomplished with LID maps. The logical port
addresses and number of entries in the LID maps may be dynamically
configured.Variousparametersofadataflowmaybeconfiguredbytheuser
such as buffer memory size and watermarks. In a typical application, the
IDT88P8341 enables connection of a SPI-3 device to a SPI-4 network
processor.InotherapplicationsaSPI-4devicemaybeconnectedtoaSPI-3
networkprocessorortrafficmanager.
- SPI-4 egress LVDS programmable lane pre-skew 0.1 to 0.3 cycle
- IEEE 1149.1 JTAG
- Serial or parallel microprocessor interface for control and monitoring
•
Full Suite of Performance Monitoring Counters
- Number of packets
- Number of fragments
FUNCTIONALBLOCKDIAGRAM
SPI-3 to SPI-4 PFP
SPI-4
64 Logical
Ports
SPI-3
64 Logical Ports
SPI-4 to SPI-3 PFP
Uproc IF
Clock Generator
JTAG IF
Control Path
Data Path PFP = Packet Fragment Processor
6372 drw01
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc
APRIL 2006
INDUSTRIAL TEMPERATURE RANGE
1
2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-6372/9