5秒后页面跳转
IDT74ALVCH373PG PDF预览

IDT74ALVCH373PG

更新时间: 2024-11-25 23:58:19
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
6页 89K
描述
LATCH|SINGLE|8-BIT|AVC/ALVC-CMOS|TSSOP|20PIN|PLASTIC

IDT74ALVCH373PG 数据手册

 浏览型号IDT74ALVCH373PG的Datasheet PDF文件第2页浏览型号IDT74ALVCH373PG的Datasheet PDF文件第3页浏览型号IDT74ALVCH373PG的Datasheet PDF文件第4页浏览型号IDT74ALVCH373PG的Datasheet PDF文件第5页浏览型号IDT74ALVCH373PG的Datasheet PDF文件第6页 
3.3V CMOS OCTAL  
IDT74ALVCH373  
TRANSPARENT D-TYPE  
LATCH WITH 3-STATE  
OUTPUTS AND BUS-HOLD  
DESCRIPTION:  
FEATURES:  
0.5 MICRON CMOS Technology  
Typical tSK(o) (Output Skew) < 250ps  
ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)  
VCC = 3.3V ±0.3V, Normal Range  
This octal transparent D-type latch is built using advanced dual metal  
CMOS technology. The ALVCH373 device is particularly suitable for  
implementing buffer registers, I/O ports, bidirectional bus drivers, and  
workingregisters.While the latch-enable (LE)inputis high,the Qoutputs  
followthe data (D)inputs.WhenLEis takenlow,the Qoutputs are latched  
atthe logiclevels setupatthe Dinputs.  
V
CC  
= 2.7V to 3.6V, Extended Range  
VCC = 2.5V ±0.2V  
CMOS power levels (0.4µW typ. static)  
Rail-to-Rail output swing for increased noise margin  
Available in SOIC, SSOP, QSOP, and TSSOP packages  
Abufferedoutput-enable(OE)inputcanbeusedtoplacetheeightoutputs  
ineithera normallogicstate (highorlowlogiclevels)ora high-impedance  
state.Inthehigh-impedancestate,theoutputsneitherloadnordrivethebus  
lines significantly.The high-impedance state andincreaseddrive provide  
the capabilitytodrive bus lines withoutinterface orpullupcomponents.  
Drive Features for ALVCH373:  
High Output Drivers: ±24mA  
Suitable for heavy loads  
The ALVCH373 has been designed with a ±24mA output driver. This  
driver is capable of driving a moderate to heavy load while maintaining  
speedperformance.  
APPLICATIONS:  
The ALVCH373 has a bus-hold” which retains the inputs’ last state  
wheneverthe inputbus goes toa highimpedance.This prevents floating  
inputs andeliminates the needforpull-up/downresistors.  
• 3.3V High Speed Systems  
• 3.3Vandlowervoltagecomputingsystems  
FUNCTIONALBLOCKDIAGRAM  
1
OE  
11  
LE  
C1  
1D  
2
1Q  
3
1
D
TO SEVEN OTHER CHANNELS  
MARCH1999  
INDUSTRIAL TEMPERATURE RANGE  
1
c
1999 Integrated Device Technology, Inc.  
DSC-4474/-  

与IDT74ALVCH373PG相关器件

型号 品牌 获取价格 描述 数据表
IDT74ALVCH373PY ETC

获取价格

LATCH|SINGLE|8-BIT|AVC/ALVC-CMOS|SSOP|20PIN|PLASTIC
IDT74ALVCH373PY8 IDT

获取价格

Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, SS
IDT74ALVCH373Q ETC

获取价格

LATCH|SINGLE|8-BIT|AVC/ALVC-CMOS|SSOP|20PIN|PLASTIC
IDT74ALVCH373Q8 IDT

获取价格

Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.635 MM PITCH, Q
IDT74ALVCH373SO ETC

获取价格

LATCH|SINGLE|8-BIT|AVC/ALVC-CMOS|SOP|20PIN|PLASTIC
IDT74ALVCH373SO8 IDT

获取价格

Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 1.27 MM PITCH, SO
IDT74ALVCH374 IDT

获取价格

3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG IDT

获取价格

3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG8 IDT

获取价格

Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, TS
IDT74ALVCH374PY IDT

获取价格

3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD