5秒后页面跳转
捷配首页

Datasheet > IDT74ALVCH16903PAG
IDT74ALVCH16903PAG PDF预览

IDT74ALVCH16903PAG

更新时间： 2024-11-26 15:34:47
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
13页 133K
描述
Bus Driver, ALVC/VCX/A Series, 1-Func, 12-Bit, True Output, CMOS, PDSO56, GREEN, TSSOP-56

阅读下载

中文翻译

获取价格

IDT74ALVCH16903PAG 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：GREEN, TSSOP-56
针数：56Reach Compliance Code：compliant
风险等级：5.84其他特性：WITH PARITY CHECKER
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G56
JESD-609代码：e3长度：14 mm
逻辑集成电路类型：BUS DRIVER湿度敏感等级：1
位数：12功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260传播延迟（tpd）：6.1 ns
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：30宽度：6.1 mm
Base Number Matches：1

IDT74ALVCH16903PAG 数据手册

 浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第2页浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第3页浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第4页浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第5页浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第6页浏览型号IDT74ALVCH16903PAG的Datasheet PDF文件第7页 
3.3V CMOS 12-BIT UNIVERSAL  
IDT74ALVCH16903  
BUS DRIVER WITH PARITY  
CHECKER, DUAL 3-STATE  
OUTPUTS AND BUS-HOLD  
DESCRIPTION:  
FEATURES:  
This 12-bit universal bus driver is built using advanced dual metal CMOS  
technology. This device has dual outputs and can operate as a buffer or an  
edge-triggered register. In both modes, parity is checked on APAR, which  
arrivesonecycleafterthedatatowhichitapplies.TheYERRoutput,whichis  
produced one cycle after APAR, is open drain.  
• 0.5 MICRON CMOS Technology  
• Typical tSK(o) (Output Skew) < 250ps  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
• VCC = 3.3V ± 0.3V, Normal Range  
• VCC = 2.7V to 3.6V, Extended Range  
• VCC = 2.5V ± 0.2V  
• CMOS power levels (0.4μ W typ. static)  
• Rail-to-Rail output swing for increased noise margin  
• Available in TSSOP package  
MODE selects one of the two data paths. When MODE is low, the device  
operatesasanedge-triggeredregister.Onthepositivetransitionoftheclock  
(CLK)inputandwhentheclock-enable(CLKEN)inputislow,datasetupatthe  
Ainputsisstoredintheinternalregisters.OnthepositivetransitionofCLKand  
when CLKEN is high, only data setup at the 9A-12A inputs is stored in their  
internalregisters.WhenMODEishigh,thedeviceoperatesasabufferanddata  
attheAinputspassesdirectlytotheoutputs.The11A/YERREN servesadual  
purpose;itactsasanormaldatabitandalsoenablesYERRdatatobeclocked  
intotheYERRoutputregister.  
DRIVE FEATURES:  
• High Output Drivers: ±24mA  
• Suitable for heavy loads  
Whenusedasasingledevice,parityoutputenable(PAROE)mustbetied  
high;whenparityinput/output(PARI/O)islow,evenparityisselectedandwhen  
PARI/Oishigh,oddparityisselected.WhenusedinpairsandPAROEislow,  
theparitysumisoutputonPARI/OforcascadingtothesecondALVCH16903.  
WhenusedinpairsandPAROEishigh,PARI/Oacceptsapartialparitysum  
fromthefirstALVCH16903.  
Abufferedoutput-enable(OE)inputcanbeusedtoplacethe24outputsand  
YERRineitheranormallogicstate(highorlowlogiclevels)orahigh-impedance  
state.Inthehigh-impedancestate,theoutputsneitherloadnordrivethebuslines  
significantly. The high-impedance state and increased drive provide the  
capabilitytodrivebuslineswithoutneedforinterfaceorpullupcomponents.  
The ALVCH16903 has been designed with a ±24mA output driver. This  
driveriscapableofdrivingamoderatetoheavyloadwhilemaintainingspeed  
performance.  
ABSOLUTEMAXIMUMRATINGS(1)  
Symbol  
Description  
Max  
Unit  
V
(2)  
VTERM  
Terminal Voltage with Respect to GND  
–0.5 to +4.6  
(3)  
VTERM  
Terminal Voltage with Respect to GND –0.5 to VCC+0.5  
(Outputs Only)  
V
TSTG  
IOUT  
IIK  
Storage Temperature  
DC Output Current  
–65 to +150  
–50 to +50  
±50  
° C  
mA  
mA  
Continuous Clamp Current,  
VI < 0 or VI > VCC  
IOK  
Continuous Clamp Current, VO < 0  
–50  
mA  
mA  
ICC  
ISS  
Continuous Current through each  
VCC or GND  
±100  
The ALVCH16903 has “bus-hold” which retains the inputs’ last state  
whenevertheinputbusgoestoahigh-impedance.Thispreventsfloatinginputs  
andeliminatestheneedforpull-up/downresistors.  
NOTES:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause  
permanent damage to the device. This is a stress rating only and functional operation  
of the device at these or any other conditions above those indicated in the operational  
sections of this specification is not implied. Exposure to absolute maximum rating  
conditions for extended periods may affect reliability.  
2. VCC terminals.  
3. This value is limited to 4.6V maximum.  
APPLICATIONS:  
• 3.3V high speed systems  
• 3.3V and lower voltage computing systems  
CAPACITANCE (TA = +25°C, F = 1.0MHz)  
Symbol  
Parameter(1)  
Conditions  
VIN = 0V  
VOUT = 0V  
VIN = 0V  
Typ.  
Max. Unit  
CIN  
Input Capacitance  
Output Capacitance  
I/O Port Capacitance  
5
7
7
7
9
9
pF  
pF  
pF  
COUT  
COUT  
NOTE:  
1. As applicable to the device type.  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
JUNE 2006  
1
© 2006 Integrated Device Technology, Inc.  
DSC-4911/4  
1234567...13

中文翻译

下载PDF

与IDT74ALVCH16903PAG相关器件

型号 品牌 获取价格 描述 数据表
IDT74ALVCH16903PAG8 IDT

获取价格

 		Bus Driver, ALVC/VCX/A Series, 1-Func, 12-Bit, True Output, CMOS, PDSO56, GREEN, TSSOP-56
IDT74ALVCH16903PF IDT

获取价格

 		Bus Driver, ALVC/VCX/A Series, 1-Func, 12-Bit, True Output, CMOS, PDSO56, TVSOP-56
IDT74ALVCH16903PV IDT

获取价格

 		3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HO
IDT74ALVCH16903PV8 IDT

获取价格

 		Bus Driver, ALVC/VCX/A Series, 1-Func, 12-Bit, True Output, CMOS, PDSO56, SSOP-56
IDT74ALVCH16952 IDT

获取价格

 		3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16952PA IDT

获取价格

 		3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16952PA8 IDT

获取价格

 		Registered Bus Transceiver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0
IDT74ALVCH16952PAG IDT

获取价格

 		Registered Bus Transceiver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0
IDT74ALVCH16952PF IDT

获取价格

 		3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16952PV IDT

获取价格

 		3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

与IDT74ALVCH16903PAG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证