Datasheet > IDT72V20115JGI

IDT72V20115JGI

更新时间： 2024-09-19 09:13:03

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
14页	137K
描述
FIFO, 256X9, 10ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72V20115JGI 数据手册

3.3 VOLT CMOS SyncFIFO™

256 x 9, 512 x 9,

1,024 x 9, 2,048 x 9,

IDT72V201, IDT72V211

IDT72V221, IDT72V231

IDT72V241, IDT72V251

4,096 x 9 and 8,192 x 9

FEATURES:

are very high-speed, low-power First-In, First-Out (FIFO) memories with

clockedreadandwritecontrols.Thearchitecture,functionaloperationandpin

assignments are identical to those of the IDT72201/72211/72221/72231/

72241/72251,butoperateatapowersupplyvoltage(Vcc)between3.0Vand

3.6V. These devices have a 256, 512, 1,024, 2,048, 4,096 and 8,192 x 9-bit

memoryarray,respectively.TheseFIFOsareapplicableforawidevarietyof

databufferingneedssuchasgraphics,localareanetworksandinterprocessor

communication.

• 256 x 9-bit organization IDT72V201

• 512 x 9-bit organization IDT72V211

• 1,024 x 9-bit organization IDT72V221

• 2,048 x 9-bit organization IDT72V231

• 4,096 x 9-bit organization IDT72V241

• 8,192 x 9-bit organization IDT72V251

• 10 ns read/write cycle time

• 5V input tolerant

These FIFOs have 9-bit input and output ports. The input port is

controlled by a free-running clock (WCLK), and two Write Enable pins

(WEN1,WEN2). DataiswrittenintotheSynchronousFIFOoneveryrising

clock edge when the Write Enable pins are asserted. The output port is

• Read and Write clocks can be independent

• Dual-Ported zero fall-through time architecture

• Empty and Full Flags signal FIFO status

• Programmable Almost-Empty and Almost-Full flags can be set to controlledbyanotherclockpin(RCLK)andtwoReadEnable pins (REN1,

any depth

REN2). The Read Clock can be tied to the Write Clock for single clock

operationorthe twoclocks canrunasynchronous ofone anotherfordual-

clockoperation. AnOutputEnable pin(OE)is providedonthe readport

forthree-state controlofthe output.

The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).

Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are

provided for improved system control. The programmable flags default to

Empty+7andFull-7forPAE andPAF,respectively.Theprogrammableflag

offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting

the Load pin (LD).

• Programmable Almost-Empty and Almost-Full flags default to

Empty+7, and Full-7, respectively

• Output Enable puts output data bus in high-impedance state

• Advanced submicron CMOS technology

• Available in 32-pin plastic leaded chip carrier (PLCC) and 32-pin

plastic Thin Quad FlatPack (TQFP)

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

These FIFOs are fabricated using IDT's high-speed submicron CMOS

technology.

DESCRIPTION:

TheIDT72V201/72V211/72V221/72V231/72V241/72V251SyncFIFOs™

FUNCTIONAL BLOCK DIAGRAM

D0 - D8

WCLK

WEN1

WEN2

INPUT REGISTER

OFFSET REGISTER

FLAG

LOGIC

PAE

PAF

WRITE CONTROL

LOGIC

RAM ARRAY

256 x 9, 512 x 9,

1,024 x 9, 2,048 x 9,

4,096 x 9, 8,192 x 9

READ POINTER

WRITE POINTER

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

RCLK

REN1

REN2

4092 drw 01

Q0 - Q8

IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc.SyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2006

DSC-4092/4

12 3 4 5 6 7...14

中文翻译

下载PDF

与IDT72V20115JGI相关器件

型号	品牌	获取价格	描述	数据表
IDT72V20120PFG	IDT	获取价格	FIFO, 256X9, 12ns, Synchronous, CMOS, PQFP32, GREEN, PLASTIC, TQFP-32
IDT72V201L10	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0
IDT72V201L10J	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0
IDT72V201L10J8	IDT	获取价格	FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
IDT72V201L10JI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0
IDT72V201L10PF	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0
IDT72V201L10PF9	IDT	获取价格	FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP32, PLASTIC, TQFP-32
IDT72V201L10PFG	IDT	获取价格	FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP32, GREEN, PLASTIC, TQFP-32
IDT72V201L10PFI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0
IDT72V201L15	IDT	获取价格	3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0

与IDT72V20115JGI相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

20
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

18
SL74HC10N：高性能三输入与非门解析
2024-09-03

95
AIC1781A 电池充电控制器深度解析
2024-09-03

86

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V20115JGI

IDT72V20115JGI 数据手册

与IDT72V20115JGI相关器件

与IDT72V20115JGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V20115JGI

IDT72V20115JGI 数据手册

与IDT72V20115JGI相关器件

与IDT72V20115JGI相关文章

您还可以找

您在本页遇到什么问题？