5秒后页面跳转
IDT72240L35TCB PDF预览

IDT72240L35TCB

更新时间: 2024-02-19 07:19:33
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
16页 167K
描述
CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

IDT72240L35TCB 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:ObsoleteReach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.32.00.71
风险等级:5.92最长访问时间:20 ns
最大时钟频率 (fCLK):28.6 MHzJESD-30 代码:R-PDIP-T28
JESD-609代码:e0内存密度:32768 bit
内存集成电路类型:OTHER FIFO内存宽度:8
端子数量:28字数:4096 words
字数代码:4000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:4KX8封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP28,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified最大待机电流:0.005 A
子类别:FIFOs最大压摆率:0.05 mA
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30Base Number Matches:1

IDT72240L35TCB 数据手册

 浏览型号IDT72240L35TCB的Datasheet PDF文件第2页浏览型号IDT72240L35TCB的Datasheet PDF文件第3页浏览型号IDT72240L35TCB的Datasheet PDF文件第4页浏览型号IDT72240L35TCB的Datasheet PDF文件第5页浏览型号IDT72240L35TCB的Datasheet PDF文件第6页浏览型号IDT72240L35TCB的Datasheet PDF文件第7页 
IDT72420  
IDT72200  
IDT72210  
IDT72220  
IDT72230  
IDT72240  
CMOS SyncFIFO  
64 x 8, 256 x 8, 512 x 8,  
1024 x 8, 2048 x 8 and 4096 x 8  
Integrated Device Technology, Inc.  
FEATURES:  
• 64 x 8-bit organization (IDT72420)  
• 256 x 8-bit organization (IDT72200)  
• 512 x 8-bit organization (IDT72210)  
DESCRIPTION:  
The IDT72420/72200/72210/72220/72230/72240  
SyncFIFO are very high-speed, low-power First-In, First-  
Out (FIFO) memories with clocked read and write controls.  
The IDT72420/72200/72210/72220/72230/72240 have a 64,  
256, 512, 1024, 2048, and 4096 x 8-bit memory array, respec-  
tively. These FIFOs are applicable for a wide variety of data  
buffering needs, such as graphics, Local Area Networks  
(LANs), and interprocessor communication.  
These FIFOs have 8-bit input and output ports. The input  
port is controlled by a free-running clock (WCLK), and a write  
enable pin (WEN). Data is written into the Synchronous FIFO  
on every clock when WEN is asserted. The output port is  
controlled by another clock pin (RCLK) and a read enable pin  
(REN). The read clock can be tied to the write clock for single  
clock operation or the two clocks can run asynchronous of one  
another for dual clock operation. An output enable pin (OE) is  
provided on the read port for three-state control of the output.  
TheseSynchronousFIFOshavetwoend-pointflags, Empty  
(EF) and Full (FF). Two partial flags, Almost-Empty (AE) and  
Almost-Full (AF), are provided for improved system control.  
Thepartial(AE)flagsaresettoEmpty+7andFull-7forAE and  
AF respectively.  
• 1024 x 8-bit organization (IDT72220)  
• 2048 x 8-bit organization (IDT72230)  
• 4096 x 8-bit organization (IDT72240)  
• 12 ns read/write cycle time (IDT72420/72200/72210)  
• 15 ns read/write cycle time (IDT72220/72230/72240)  
• Read and write clocks can be asynchronous or  
coincidental  
• Dual-Ported zero fall-through time architecture  
• Empty and Full flags signal FIFO status  
• Almost-empty and almost-full flags set to Empty+7 and  
Full-7, respectively  
• Output enable puts output data bus in high-impedance  
state  
• Produced with advanced submicron CMOS technology  
• Available in 28-pin 300 mil plastic DIP and 300 mil  
ceramic DIP  
• For surface mount product please see the IDT72421/  
72201/72211/72221/72231/72241 data sheet  
• Military product compliant to MIL-STD-883, Class B  
• Industrial temperature range (-40OC to +85OC) is  
available, tested to military electrical specifications  
The IDT72420/72200/72210/72220/72230/72240 are fabri-  
cated using IDT’s high-speed submicron CMOS technology.  
Military grade product is manufactured in compliance with the  
latest revision of MIL-STD-883, Class B.  
FUNCTIONAL BLOCK DIAGRAM  
D0 - D7  
WCLK  
WEN  
INPUT REGISTER  
EF  
AE  
AF  
FF  
FLAG  
WRITE CONTROL  
LOGIC  
LOGIC  
RAM ARRAY  
64 x 8  
256 x 8  
512 x 8  
WRITE POINTER  
READ POINTER  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
RESET LOGIC  
RCLK  
RS  
REN  
OE  
2680 drw 01  
Q0 - Q7  
The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.  
MILITARY AND COMMERCIAL TEMPERATURE RANGES  
NOVEMBER 1996  
1996 Integrated Device Technology, Inc.  
DSC-2680/6  
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.  
5.12  
1

与IDT72240L35TCB相关器件

型号 品牌 描述 获取价格 数据表
IDT72240L35TP IDT CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

获取价格

IDT72240L35TPB IDT CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

获取价格

IDT72240L35TPSCDS-W ETC x8 Synchronous FIFO

获取价格

IDT72240L50SCDS-W IDT FIFO, 4KX8, 25ns, Synchronous, CMOS, DIE

获取价格

IDT72240L50TC IDT CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

获取价格

IDT72240L50TCB IDT CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

获取价格