Datasheet > 存储 > FIFO> IDT72200L35TCB

IDT72200L35TCB

更新时间： 2024-11-23 22:57:19

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
16页	167K
描述
CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT72200L35TCB 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	DIP	包装说明：	0.300 INCH, SIDE BRAZED, THIN, CERAMIC, DIP-28
针数：	28	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.32.00.71
风险等级：	5.92	最长访问时间：	20 ns
最大时钟频率 (fCLK)：	28.6 MHz	周期时间：	35 ns
JESD-30 代码：	R-CDIP-T28	JESD-609代码：	e0
长度：	35.56 mm	内存密度：	2048 bit
内存集成电路类型：	OTHER FIFO	内存宽度：	8
功能数量：	1	端子数量：	28
字数：	256 words	字数代码：	256
工作模式：	SYNCHRONOUS	最高工作温度：	125 °C
最低工作温度：	-55 °C	组织：	256X8
输出特性：	3-STATE	可输出：	YES
封装主体材料：	CERAMIC, METAL-SEALED COFIRED	封装代码：	DIP
封装等效代码：	DIP28,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	并行/串行：	PARALLEL
电源：	5 V	认证状态：	Not Qualified
筛选级别：	38535Q/M;38534H;883B	座面最大高度：	5.08 mm
子类别：	FIFOs	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	NO	技术：	CMOS
温度等级：	MILITARY	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	宽度：	7.62 mm

IDT72200L35TCB 数据手册

IDT72420

IDT72200

IDT72210

IDT72220

IDT72230

IDT72240

CMOS SyncFIFO

64 x 8, 256 x 8, 512 x 8,

1024 x 8, 2048 x 8 and 4096 x 8

Integrated Device Technology, Inc.

FEATURES:

• 64 x 8-bit organization (IDT72420)

• 256 x 8-bit organization (IDT72200)

• 512 x 8-bit organization (IDT72210)

DESCRIPTION:

The IDT72420/72200/72210/72220/72230/72240

SyncFIFO are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls.

The IDT72420/72200/72210/72220/72230/72240 have a 64,

256, 512, 1024, 2048, and 4096 x 8-bit memory array, respec-

tively. These FIFOs are applicable for a wide variety of data

buffering needs, such as graphics, Local Area Networks

(LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and a write

enable pin (WEN). Data is written into the Synchronous FIFO

on every clock when WEN is asserted. The output port is

controlled by another clock pin (RCLK) and a read enable pin

(REN). The read clock can be tied to the write clock for single

clock operation or the two clocks can run asynchronous of one

another for dual clock operation. An output enable pin (OE) is

provided on the read port for three-state control of the output.

TheseSynchronousFIFOshavetwoend-pointflags, Empty

(EF) and Full (FF). Two partial flags, Almost-Empty (AE) and

Almost-Full (AF), are provided for improved system control.

Thepartial(AE)flagsaresettoEmpty+7andFull-7forAE and

AF respectively.

• 1024 x 8-bit organization (IDT72220)

• 2048 x 8-bit organization (IDT72230)

• 4096 x 8-bit organization (IDT72240)

• 12 ns read/write cycle time (IDT72420/72200/72210)

• 15 ns read/write cycle time (IDT72220/72230/72240)

• Read and write clocks can be asynchronous or

coincidental

• Dual-Ported zero fall-through time architecture

• Empty and Full flags signal FIFO status

• Almost-empty and almost-full flags set to Empty+7 and

Full-7, respectively

• Output enable puts output data bus in high-impedance

state

• Produced with advanced submicron CMOS technology

• Available in 28-pin 300 mil plastic DIP and 300 mil

ceramic DIP

• For surface mount product please see the IDT72421/

72201/72211/72221/72231/72241 data sheet

• Military product compliant to MIL-STD-883, Class B

• Industrial temperature range (-40^OC to +85^OC) is

available, tested to military electrical specifications

The IDT72420/72200/72210/72220/72230/72240 are fabri-

cated using IDT’s high-speed submicron CMOS technology.

Military grade product is manufactured in compliance with the

latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

D0 - D7

WCLK

WEN

•

INPUT REGISTER

•

FLAG

WRITE CONTROL

LOGIC

•

RAM ARRAY

64 x 8

256 x 8

512 x 8

WRITE POINTER

READ POINTER

•

READ CONTROL

LOGIC

OUTPUT REGISTER

•

RESET LOGIC

RCLK

REN

2680 drw 01

Q0 - Q7

The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1996

1996 Integrated Device Technology, Inc.

DSC-2680/6

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

5.12

12 3 4 5 6 7...16

中文翻译

下载PDF

与IDT72200L35TCB相关器件

型号	品牌	获取价格	描述	数据表
IDT72200L35TP	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L35TPB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L35TPSCDS-W	ETC	获取价格	x8 Synchronous FIFO
IDT72200L50TC	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L50TCB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L50TCBSCDS-W	IDT	获取价格	FIFO
IDT72200L50TP	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L50TPB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72200L50TPBSCDS-W	IDT	获取价格	FIFO, 256X8, 25ns, Synchronous, CMOS, CDIP28
IDT72201	IDT	获取价格	CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

与IDT72200L35TCB相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72200L35TCB

IDT72200L35TCB 技术参数

IDT72200L35TCB 数据手册

与IDT72200L35TCB相关器件

与IDT72200L35TCB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72200L35TCB

IDT72200L35TCB 技术参数

IDT72200L35TCB 数据手册

与IDT72200L35TCB相关器件

与IDT72200L35TCB相关文章

您还可以找

您在本页遇到什么问题？