5秒后页面跳转
IDT71V65603S133BG8 PDF预览

IDT71V65603S133BG8

更新时间: 2024-09-18 14:51:27
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
26页 947K
描述
ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA119, BGA-119

IDT71V65603S133BG8 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:BGA
包装说明:BGA, BGA119,7X17,50针数:119
Reach Compliance Code:not_compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.1
最长访问时间:4.2 ns其他特性:PIPELINED ARCHITECTURE
I/O 类型:COMMONJESD-30 代码:R-PBGA-B119
JESD-609代码:e0长度:22 mm
内存密度:9437184 bit内存集成电路类型:ZBT SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端子数量:119
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA119,7X17,50
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL峰值回流温度(摄氏度):225
电源:3.3 V认证状态:Not Qualified
座面最大高度:2.36 mm最大待机电流:0.04 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.3 mA最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn63Pb37)
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:14 mmBase Number Matches:1

IDT71V65603S133BG8 数据手册

 浏览型号IDT71V65603S133BG8的Datasheet PDF文件第2页浏览型号IDT71V65603S133BG8的Datasheet PDF文件第3页浏览型号IDT71V65603S133BG8的Datasheet PDF文件第4页浏览型号IDT71V65603S133BG8的Datasheet PDF文件第5页浏览型号IDT71V65603S133BG8的Datasheet PDF文件第6页浏览型号IDT71V65603S133BG8的Datasheet PDF文件第7页 
256K x 36, 512K x 18  
3.3V Synchronous ZBT™ SRAMs  
ZBTFeature  
IDT71V65603  
IDT71V65803  
3.3V I/O, Burst Counter  
PipelinedOutputs  
Features  
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock  
cycle,andtwocycleslatertheassociateddatacycleoccurs,beitreadorwrite.  
TheIDT71V65603/5803containdataI/O,addressandcontrolsignal  
registers.Outputenableistheonlyasynchronoussignalandcanbeused  
todisabletheoutputsatanygiventime.  
256K x 36, 512K x 18 memory configurations  
Supports high performance system speed - 150MHz  
(3.8ns Clock-to-Data Access)  
ZBT Feature - No dead cycles between write and read cycles  
Internally synchronized output buffer enable eliminates the  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
3.3V power supply (±5%)  
3.3V I/O Supply (VDDQ)  
Power down controlled by ZZ input  
Packaged in a JEDEC standard 100-pin plastic thin quad  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch  
ball grid array(fBGA).  
TM  
AClockEnable(CEN)pinallowsoperationoftheIDT71V65603/5803to  
besuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen  
(CEN)ishighandtheinternaldeviceregisterswillholdtheirpreviousvalues.  
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser  
todeselectthedevicewhendesired.Ifanyoneofthesethreearenotasserted  
whenADV/LDislow,nonewmemoryoperationcanbeinitiated.However,  
anypendingdatatransfers(readsorwrites)willbecompleted.Thedatabus  
willtri-statetwocyclesafterchipisdeselectedorawriteisinitiated.  
TheIDT71V65603/5803haveanon-chipburstcounter.Intheburst  
mode,theIDT71V65603/5803canprovidefourcyclesofdataforasingle  
address presented to the SRAM. The order of the burst sequence is  
defined by the LBO input pin. The LBO pin selects between linear and  
interleaved burst sequence. The ADV/LDsignal is used to load a new  
externaladdress(ADV/LD=LOW) orincrementtheinternalburstcounter  
(ADV/LD = HIGH).  
Description  
The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit  
(9Megabit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbus  
cycleswhenturningthebusaroundbetweenreadsandwrites,orwritesand  
The IDT71V65603/5803 SRAM utilize IDT's latest high-performance  
CMOSprocess,andarepackagedinaJEDECStandard14mmx20mm100-  
pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray(BGA)and  
165 fine pitch ball grid array (fBGA).  
TM  
reads.Thus,theyhavebeengiventhenameZBT ,orZeroBusTurnaround.  
PinDescriptionSummary  
A0-A18  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
CE , CE2, CE  
1
2
Output Enable  
OE  
R/W  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW1, BW2, BW3, BW4  
CLK  
ADV/LD  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Static  
LBO  
ZZ  
Asynchronous  
Synchronous  
Static  
I/O0-I/O31, I/OP1-I/OP4  
VDD, VDDQ  
Data Input / Output  
Core Power, I/O Power  
Ground  
Supply  
Supply  
V
SS  
Static  
5304 tbl 01  
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.  
SEPTEMBER 2004  
1
©2004IntegratedDeviceTechnology,Inc.  
DSC-5304/06  

与IDT71V65603S133BG8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V65603S133BGG IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA119, MS-028AA, BGA-119
IDT71V65603S133BGGI IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA119, MS-028AA, BGA-119
IDT71V65603S133BGI IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65603S133BGI8 IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA119, BGA-119
IDT71V65603S133BQ IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65603S133BQG IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA165, FBGA-165
IDT71V65603S133BQGI IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA165, FBGA-165
IDT71V65603S133BQI IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65603S133PF IDT

获取价格

256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65603S133PFG IDT

获取价格

ZBT SRAM, 256KX36, 4.2ns, CMOS, PQFP100, PLASTIC, MO-136, TQFP-100