5秒后页面跳转
IDT71V421S55TFG8 PDF预览

IDT71V421S55TFG8

更新时间: 2024-11-06 18:40:27
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
15页 133K
描述
Multi-Port SRAM, 2KX8, 55ns, CMOS, PQFP64

IDT71V421S55TFG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:QFP, QFP64,.47SQ,20
Reach Compliance Code:compliant风险等级:5.84
最长访问时间:55 nsI/O 类型:COMMON
JESD-30 代码:S-PQFP-G64JESD-609代码:e3
内存密度:16384 bit内存集成电路类型:MULTI-PORT SRAM
内存宽度:8湿度敏感等级:3
端口数量:2端子数量:64
字数:2048 words字数代码:2000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:2KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP64,.47SQ,20
封装形状:SQUARE封装形式:FLATPACK
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大待机电流:0.005 A最小待机电流:3 V
子类别:SRAMs最大压摆率:0.115 mA
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30Base Number Matches:1

IDT71V421S55TFG8 数据手册

 浏览型号IDT71V421S55TFG8的Datasheet PDF文件第2页浏览型号IDT71V421S55TFG8的Datasheet PDF文件第3页浏览型号IDT71V421S55TFG8的Datasheet PDF文件第4页浏览型号IDT71V421S55TFG8的Datasheet PDF文件第5页浏览型号IDT71V421S55TFG8的Datasheet PDF文件第6页浏览型号IDT71V421S55TFG8的Datasheet PDF文件第7页 
IDT71V321S/L  
IDT71V421S/L  
HIGH SPEED 3.3V  
2K X 8 DUAL-PORT  
STATIC RAM WITH INTERRUPTS  
Features  
On-chip port arbitration logic (IDT71V321 only)  
High-speed access  
BUSY output flag on IDT71V321; BUSY input on IDT71V421  
Fully asynchronous operation from either port  
Battery backup operation2V data retention (L only)  
TTL-compatible, single 3.3V power supply  
Available in 52-pin PLCC, 64-pin TQFP and STQFP  
packages  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
– Commercial: 25/35/55ns (max.)  
Industrial: 25ns (max.)  
Low-power operation  
IDT71V321/IDT71V421S  
Active: 325mW (typ.)  
Standby: 5mW (typ.)  
IDT71V321/V421L  
Active: 325mW (typ.)  
Standby: 1mW (typ.)  
Two INT flags for port-to-port communications  
MASTER IDT71V321 easily expands data bus width to 16-  
or-more-bits using SLAVE IDT71V421  
FunctionalBlockDiagram  
OE  
R
R
OE  
L
CE  
R/W  
CEL  
R
R/W  
L
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
Control  
I/O  
Control  
(1,2)  
(1,2)  
BUSYR  
BUSY  
L
A
10L  
A
A
10R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
11  
11  
ARBITRATION  
and  
INTERRUPT  
LOGIC  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
R
L
R
L
(2)  
(2)  
L
INTR  
INT  
3026 drw 01  
NOTES:  
1. IDT71V321 (MASTER): BUSY is an output. IDT71V421 (SLAVE): BUSY is input.  
2. BUSY and INT are totem-pole outputs.  
AUGUST 2006  
1
DSC-3026/10  
©2006IntegratedDeviceTechnology,Inc.  

与IDT71V421S55TFG8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V421S55TFGI IDT

获取价格

Multi-Port SRAM, 2KX8, 55ns, CMOS, PQFP64
IDT71V421S55TFGI8 IDT

获取价格

Multi-Port SRAM, 2KX8, 55ns, CMOS, PQFP64
IDT71V421S55TFI IDT

获取价格

HIGH-SPEED 3.3V 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPT
IDT71V421S55TFI8 IDT

获取价格

Multi-Port SRAM, 2KX8, 55ns, CMOS, PQFP64
IDT71V424 IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L10PH IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L10PHG IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L10PHGI IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L10PHI IDT

获取价格

3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)