5秒后页面跳转
IDT71V124SA20TYG PDF预览

IDT71V124SA20TYG

更新时间: 2024-09-30 13:08:39
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
8页 83K
描述
Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOJ-32

IDT71V124SA20TYG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOJ包装说明:0.300 INCH, ROHS COMPLIANT, PLASTIC, SOJ-32
针数:32Reach Compliance Code:unknown
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.72最长访问时间:20 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-J32
JESD-609代码:e3长度:20.955 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装等效代码:SOJ32,.34
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:3.7592 mm最大待机电流:0.01 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.095 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.62 mmBase Number Matches:1

IDT71V124SA20TYG 数据手册

 浏览型号IDT71V124SA20TYG的Datasheet PDF文件第2页浏览型号IDT71V124SA20TYG的Datasheet PDF文件第3页浏览型号IDT71V124SA20TYG的Datasheet PDF文件第4页浏览型号IDT71V124SA20TYG的Datasheet PDF文件第5页浏览型号IDT71V124SA20TYG的Datasheet PDF文件第6页浏览型号IDT71V124SA20TYG的Datasheet PDF文件第7页 
3.3V CMOS Static RAM  
1 Meg (128K x 8-Bit)  
Center Power &  
IDT71V124SA  
Ground Pinout  
Features  
Description  
128K x 8 advanced high-speed CMOS static RAM  
JEDEC revolutionary pinout (center power/GND) for  
reduced noise  
TheIDT71V124isa1,048,576-bithigh-speedstaticRAMorganized  
as128Kx8.ItisfabricatedusingIDT’shigh-performance,high-reliability  
CMOStechnology.Thisstate-of-the-arttechnology,combinedwithinno-  
vativecircuitdesigntechniques,providesacost-effectivesolutionforhigh-  
speedmemoryneeds. The JEDECcenterpower/GNDpinoutreduces  
noisegenerationandimprovessystemperformance.  
Equal access and cycle times  
– Commercial:10/12/15/20ns  
Industrial:10/12/15/20ns  
One Chip Select plus one Output Enable pin  
Inputs and outputs are LVTTL-compatible  
Single 3.3V supply  
Low power consumption via chip deselect  
Available in a 32-pin 300- and 400-mil Plastic SOJ, and  
32-pin Type II TSOP packages.  
TheIDT71V124has anoutputenablepinwhichoperates as fastas  
5ns, with address access times as fast as 9ns available. All bidirec-  
tionalinputs andoutputs oftheIDT71V124areLVTTL-compatibleand  
operation is from a single 3.3V supply. Fully static asynchronous  
circuitry is used; no clocks or refreshes are required for operation.  
FunctionalBlockDiagram  
A0  
1,048,576-BIT  
MEMORY ARRAY  
ADDRESS  
DECODER  
A16  
8
8
I/O0 - I/O7  
I/O CONTROL  
.
8
WE  
OE  
CS  
CONTROL  
LOGIC  
3873 drw 01  
NOVEMBER 2003  
1
DSC-3873/07  
©2003-IntegratedDeviceTechnology,Inc.  

与IDT71V124SA20TYG相关器件

型号 品牌 获取价格 描述 数据表
IDT71V124SA20TYI IDT

获取价格

3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
IDT71V124SA20TYI8 IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32
IDT71V124SA20Y IDT

获取价格

3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
IDT71V124SA20YG IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.400 INCH, ROHS COMPLIANT, PLASTIC, SOJ-32
IDT71V124SA20YI IDT

获取价格

3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
IDT71V124SA-PH ATMEL

获取价格

Supports the ATmega2560, ATmega1280 and ATmega640
IDT71V124SA-TY ATMEL

获取价格

Supports the ATmega2560, ATmega1280 and ATmega640
IDT71V124SA-Y ATMEL

获取价格

Supports the ATmega2560, ATmega1280 and ATmega640
IDT71V128S12Y IDT

获取价格

Standard SRAM, 256KX4, 12ns, CMOS, PDSO32, 0.400 INCH, SOJ-32
IDT71V128S15Y IDT

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, SOJ-32