5秒后页面跳转
IDT71T75602S100B PDF预览

IDT71T75602S100B

更新时间: 2024-11-30 13:00:19
品牌 Logo 应用领域
艾迪悌 - IDT 计数器静态存储器
页数 文件大小 规格书
25页 639K
描述
ZBT SRAM, 512KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, MS-028-AA, BGA-119

IDT71T75602S100B 技术参数

生命周期:Active零件包装代码:BGA
包装说明:14 X 22 MM, MS-028-AA, BGA-119针数:119
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.14
Is Samacsys:N最长访问时间:5 ns
其他特性:PIPELINED ARCHITECTUREJESD-30 代码:R-PBGA-B119
JESD-609代码:e0长度:22 mm
内存密度:18874368 bit内存集成电路类型:ZBT SRAM
内存宽度:36功能数量:1
端子数量:119字数:524288 words
字数代码:512000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:512KX36封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:2.36 mm
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

IDT71T75602S100B 数据手册

 浏览型号IDT71T75602S100B的Datasheet PDF文件第2页浏览型号IDT71T75602S100B的Datasheet PDF文件第3页浏览型号IDT71T75602S100B的Datasheet PDF文件第4页浏览型号IDT71T75602S100B的Datasheet PDF文件第5页浏览型号IDT71T75602S100B的Datasheet PDF文件第6页浏览型号IDT71T75602S100B的Datasheet PDF文件第7页 
512K x 36, 1M x 18  
IDT71T75602  
IDT71T75802  
2.5V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
PipelinedOutputs  
Features  
Description  
512K x 36, 1M x 18 memory configurations  
The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit  
(18 Megabit)synchronousSRAMs.Theyaredesignedtoeliminatedead  
bus cycles when turning the bus around between reads and writes, or  
Supports high performance system speed - 225 MHz  
(3.0 ns Clock-to-Data Access)  
ZBTTM Feature - No dead cycles between write and read  
TM  
writes andreads.Thus,theyhavebeengiventhenameZBT ,orZero  
Bus Turnaround.  
cycles  
Internally synchronized output buffer enable eliminates the  
Address and control signals are applied to the SRAM during one  
clockcycle,andtwocycles latertheassociateddatacycleoccurs,beit  
read or write.  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
TheIDT71T75602/802containdataI/O,addressandcontrolsignal  
registers.Outputenableistheonlyasynchronoussignalandcanbeused  
todisabletheoutputsatanygiventime.  
AClockEnable CEN pinallows operationofthe IDT71T75602/802  
tobesuspendedaslongasnecessary.Allsynchronousinputsareignored  
when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious  
values.  
There are three chip enable pins (CE1, CE2, CE2) that allow the  
usertodeselectthedevicewhendesired.Ifanyoneofthesethreeisnot  
assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
2.5V power supply (±5%)  
2.5V I/O Supply (VDDQ)  
Power down controlled by ZZ input  
Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)  
Packaged in a JEDEC standard 100-pin plastic thin quad  
flatpack (TQFP), 119 ball grid array (BGA)  
PinDescriptionSummary  
A0-A19  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
CE1, CE2, CE2  
OE  
Output Enable  
W
R/  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW1, BW2, BW3, BW4  
CLK  
ADV/LD  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Test Mode Select  
Test Data Input  
Synchronous  
Static  
LBO  
TMS  
N/A  
TDI  
N/A  
TCK  
Test Clock  
N/A  
TDO  
Test Data Input  
N/A  
JTAG Reset (Optional)  
Sleep Mode  
Asynchronous  
Synchronous  
Synchronous  
Static  
TRST  
ZZ  
I/O0-I/O31, I/OP1-I/OP4  
VDD, VDDQ  
Data Input / Output  
Core Power, I/O Power  
Ground  
Supply  
Supply  
VSS  
Static  
5313 tbl 01  
APRIL 2004  
1
©2004IntegratedDeviceTechnology,Inc.  
DSC-5313/08  

与IDT71T75602S100B相关器件

型号 品牌 获取价格 描述 数据表
IDT71T75602S100BG IDT

获取价格

512K x 36, 1M x 18 2.5V Synchronous ZBT⑩ SRAM
IDT71T75602S100BG8 IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, MS-028-AA, BGA-119
IDT71T75602S100BGI IDT

获取价格

512K x 36, 1M x 18 2.5V Synchronous ZBT⑩ SRAM
IDT71T75602S100BGI8 IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, MS-028-AA, BGA-119
IDT71T75602S100BQ IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
IDT71T75602S100PF IDT

获取价格

512K x 36, 1M x 18 2.5V Synchronous ZBT⑩ SRAM
IDT71T75602S100PF8 IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP
IDT71T75602S100PFG IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, MO-136D
IDT71T75602S100PFI IDT

获取价格

512K x 36, 1M x 18 2.5V Synchronous ZBT⑩ SRAM
IDT71T75602S100PFI8 IDT

获取价格

ZBT SRAM, 512KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP