Datasheet > IDT70V3589

IDT70V3589

更新时间： 2024-11-25 23:01:07

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
23页	355K
描述
HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT70V3589 数据手册

HIGH-SPEED 3.3V

128/64K x 36

SYNCHRONOUS

IDT70V3599/89S

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

Separate byte controls for multiplexed bus and bus

matching compatibility

◆

High-speed data access

Dual Cycle Deselect (DCD) for Pipelined Output mode

LVTTL- compatible, 3.3V (±150mV) power supply

for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 133MHz.

Available in a 208-pin Plastic Quad Flatpack (PQFP),

208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball

GridArray(BGA)

– Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

– Industrial: 4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 6ns cycle time, 166MHz operation (12Gbps bandwidth)

– Fast 3.6ns clock to data out

◆

– 1.7ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 166MHz

◆

Supports JTAG features compliant with IEEE 1149.1

– Data input, address, byte enable and control registers

– Self-timedwriteallowsfastcycletime

Functional Block Diagram

BE3R

BE3L

BE2L

BE1L

BE0L

BE2R

BE1R

BE0R

FT/PIPE

0a 1a

0b 1b

0c 1c

0d 1d

1d 0d

1c 0c

1b 0b

1a 0a

FT/PIPE

1/0

R/WL

R/WR

CE0L

CE0R

CE1R

CE1L

B B

1/0

W W W

W W

Dout0-8_L

Dout0-8_R

Dout9-17_R

Dout18-26_R

Dout27-35_R

Dout9-17_L

Dout18-26_L

Dout27-35_L

1d 0d 1c 0c

1b 0b 1a 0a

0a 1a 0b 1b

0c 1c 0d 1d

d c b a

0/1

FT/PIPE

FT/PIPER

abcd

128K x 36

MEMORY

ARRAY

I/O0L - I/O35L

I/O0R - I/O35R

Din_L

Din_R

CLKR

CLKL

(1)

16L

16R

Counter/

Address

Reg.

Counter/

Address

Reg.

ADDR_R

ADDR_L

REPEAT

ADS

CNTEN

REPEAT

ADS

CNTEN

5617 tbl 01

TDI

TCK

TMS

TRST

JTAG

TDO

NOTE:

1. A16 is a NC for IDT70V3589.

MAY 2003

DSC 5617/6

12 3 4 5 6 7...23

中文翻译

下载PDF

与IDT70V3589相关器件

型号	品牌	获取价格	描述	数据表
IDT70V3589S	IDT	获取价格	HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V3589S133BC	IDT	获取价格	HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V3589S133BC8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-2
IDT70V3589S133BCGI	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, GREEN
IDT70V3589S133BCI	IDT	获取价格	HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V3589S133BF	IDT	获取价格	HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V3589S133BF8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FB
IDT70V3589S133BFG	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, GR
IDT70V3589S133BFGI	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, GR
IDT70V3589S133BFGI8	IDT	获取价格	Dual-Port SRAM, 64KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FB

与IDT70V3589相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V3589

IDT70V3589 数据手册

与IDT70V3589相关器件

与IDT70V3589相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V3589

IDT70V3589 数据手册

与IDT70V3589相关器件

与IDT70V3589相关文章

您还可以找

您在本页遇到什么问题？