5秒后页面跳转
IDT70V3569S4BF PDF预览

IDT70V3569S4BF

更新时间: 2024-11-19 03:15:35
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 188K
描述
HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

IDT70V3569S4BF 数据手册

 浏览型号IDT70V3569S4BF的Datasheet PDF文件第2页浏览型号IDT70V3569S4BF的Datasheet PDF文件第3页浏览型号IDT70V3569S4BF的Datasheet PDF文件第4页浏览型号IDT70V3569S4BF的Datasheet PDF文件第5页浏览型号IDT70V3569S4BF的Datasheet PDF文件第6页浏览型号IDT70V3569S4BF的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V 16K x 36  
SYNCHRONOUS PIPELINED  
DUAL-PORT STATIC RAM  
WITH 3.3V OR 2.5V INTERFACE  
IDT70V3569S  
Features:  
address inputs @ 133MHz  
Data input, address, byte enable and control registers  
– Self-timedwriteallowsfastcycletime  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
LVTTL- compatible, single 3.3V (±150mV) power supply for  
core  
LVTTL- compatible, selectable 3.3V (±150mV)/2.5V (±125mV)  
power supply for I/Os and control signals on each port  
Industrial temperature range (-40°C to +85°C) is  
available for selected speeds  
Available in a 208-pin Plastic Quad Flatpack (PQFP),  
208-ball fine-pitch Ball Grid Array, and 256-pin Ball  
GridArray  
True Dual-Port memory cells which allow simultaneous  
access of the same memory location  
High-speed clock to data access  
– Commercial:4.2/5/6ns (max.)  
Industrial:5/6ns (max)  
Pipelined output mode  
Counter enable and reset features  
Dual chip enables allow for depth expansion without  
additional logic  
Full synchronous operation on both ports  
– 7.5ns cycle time, 133MHzoperation(9.6Gbps bandwidth)  
– Fast 4.2ns clock to data out  
– 1.8ns setup to clock and 0.7ns hold on all control, data, and  
FunctionalBlockDiagram  
BE3L  
BE3R  
2R  
BE  
BE2L  
BE1L  
BE1R  
BE0R  
BE0L  
L
W
R/  
WR  
R/  
B
B
B
B
B
B B B  
W W W W W WW W  
0
L
1
L
2
L
3
L
3
R
2
1
0
R
CE0L  
R R  
CE0R  
1R  
1L  
CE  
CE  
OEL  
OER  
Dout0-8_L  
Dout0-8_R  
Dout9-17_R  
Dout18-26_R  
Dout9-17_L  
Dout18-26_L  
Dout27-35_L  
Dout27-35_R  
16K x 36  
MEMORY  
ARRAY  
0L  
35L  
I/O - I/O  
Din_L  
0R  
35R  
I/O - I/O  
Din_R  
,
L
CLK  
R
CLK  
13L  
A
13R  
0R  
A
A
Counter/  
Address  
Reg.  
Counter/  
Address  
Reg.  
0L  
A
ADDR_L  
ADDR_R  
CNTRSTL  
CNTRSTR  
R
ADS  
ADSL  
L
R
CNTEN  
CNTEN  
4831 tbl 01  
APRIL 2001  
1
DSC 4831/8  
©2001IntegratedDeviceTechnology,Inc.  

与IDT70V3569S4BF相关器件

型号 品牌 获取价格 描述 数据表
IDT70V3569S4BFGI IDT

获取价格

Dual-Port SRAM, 16KX36, 4.2ns, PBGA208, FINE PITCH, BGA-208
IDT70V3569S4BFI IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE
IDT70V3569S4DR IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE
IDT70V3569S4DRG IDT

获取价格

Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PQFP208, 28 MM X 28 MM X 3.5 MM, GREEN, PLASTIC, QFP-
IDT70V3569S4DRG8 IDT

获取价格

Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PQFP208, PLASTIC, QFP-208
IDT70V3569S4DRGI IDT

获取价格

Dual-Port SRAM, 16KX36, 4.2ns, PQFP208, PLASTIC, QFP-208
IDT70V3569S4DRI IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE
IDT70V3569S5BC IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE
IDT70V3569S5BCI IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE
IDT70V3569S5BF IDT

获取价格

HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTE