5秒后页面跳转
IDT70T3519S133BFGI PDF预览

IDT70T3519S133BFGI

更新时间: 2024-10-29 20:38:43
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
28页 389K
描述
Dual-Port SRAM, 256KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, GREEN, FPBGA-208

IDT70T3519S133BFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:LFBGA, BGA208,17X17,32针数:208
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.16
最长访问时间:15 ns其他特性:PIPELINED OR FLOW-THROUGH ARCHITECTURE
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
JESD-30 代码:S-PBGA-B208JESD-609代码:e1
长度:15 mm内存密度:9437184 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:36
湿度敏感等级:3功能数量:1
端口数量:2端子数量:208
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA208,17X17,32
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:2.5,2.5/3.3 V认证状态:Not Qualified
座面最大高度:1.7 mm最大待机电流:0.02 A
最小待机电流:2.4 V子类别:SRAMs
最大压摆率:0.45 mA最大供电电压 (Vsup):2.6 V
最小供电电压 (Vsup):2.4 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:15 mmBase Number Matches:1

IDT70T3519S133BFGI 数据手册

 浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第2页浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第3页浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第4页浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第5页浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第6页浏览型号IDT70T3519S133BFGI的Datasheet PDF文件第7页 
HIGH-SPEED 2.5V  
256/128/64K x 36  
SYNCHRONOUS  
IDT70T3519/99/89S  
DUAL-PORT STATIC RAM  
Š
WITH 3.3V OR 2.5V INTERFACE  
Features:  
True Dual-Port memory cells which allow simultaneous  
access of the same memory location  
High-speed data access  
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/  
4.2ns (133MHz)(max.)  
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)  
Selectable Pipelined or Flow-Through output mode  
Counter enable and repeat features  
Dual chip enables allow for depth expansion without  
additional logic  
Full synchronous operation on both ports  
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)  
– Fast 3.4ns clock to data out  
– 1.5ns setup to clock and 0.5ns hold on all control, data, and  
address inputs @ 200MHz  
Interrupt and Collision Detection Flags  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
Dual Cycle Deselect (DCD) for Pipelined Output Mode  
2.5V (±100mV) power supply for core  
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V  
(±100mV) power supply for I/Os and control signals on  
each port  
Industrial temperature range (-40°C to +85°C) is  
available at 166MHz and 133MHz  
Available in a 256-pin Ball Grid Array (BGA), a 208-pin  
Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball  
Grid Array (fpBGA)  
Supports JTAG features compliant with IEEE 1149.1  
Due to limited pin count JTAG is not supported on the 208-  
pin PQFP package  
– Data input, address, byte enable and control registers  
– Self-timedwriteallowsfastcycletime  
Green parts available, see ordering information  
FunctionalBlockDiagram  
BE3R  
BE3L  
BE2L  
BE1L  
BE0L  
BE2R  
BE1R  
BE0R  
FT/PIPE  
L
0a 1a  
a
0b 1b  
b
0c 1c  
c
0d 1d  
d
1d 0d  
d
1c 0c  
c
1b 0b  
b
1a 0a  
a
FT/PIPE  
R
1/0  
1/0  
R/WL  
R/WR  
CE0L  
CE0R  
1
1
CE1R  
CE1L  
0
0
B
W
0
B
W
1
B
B
B
B
W
2
B
B
1/0  
1/0  
W W W  
W W  
2
L
3
L
3
R
1
R
0
R
L
L
R
OE  
R
OE  
L
Dout0-8_L  
Dout0-8_R  
Dout9-17_L  
Dout18-26_L  
Dout27-35_L  
Dout9-17_R  
Dout18-26_R  
Dout27-35_R  
,
1d 0d 1c 0c  
1b 0b 1a 0a  
0a 1a 0b 1b  
0c 1c 0d 1d  
d c b a  
0/1  
0/1  
FT/PIPE  
L
FT/PIPER  
a bc d  
256/128/64K x 36  
MEMORY  
ARRAY  
I/O0L - I/O35L  
I/O0R - I/O35R  
Din_L  
Din_R  
,
CLK  
R
CLK  
L
(1)  
17R  
(1)  
0L  
A
A
17L  
Counter/  
Address  
Reg.  
Counter/  
Address  
Reg.  
A
A
0R  
REPEAT  
ADS  
CNTEN  
ADDR_R  
ADDR_L  
REPEAT  
L
R
R
ADS  
L
R
CNTEN  
L
TDI  
TCK  
TMS  
TRST  
INTERRUPT  
CE  
CE1  
0
R
R
CE  
0
L
JTAG  
COLLISION  
DETECTION  
LOGIC  
CE1  
TDO  
L
R/  
W
L
R/W  
R
COL  
INT  
L
COL  
INT  
R
L
R
(2)  
(2)  
ZZR  
ZZ  
ZZL  
CONTROL  
LOGIC  
5666 drw 01  
NOTES:  
1. Address A17 is a NC for the IDT70T3599. Also, Addresses A17 and A16 are NC's for the IDT70T3589.  
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx  
MARCH 2014  
and the sleep mode pins themselves (ZZx) are not affected during sleep mode.  
1
DSC 5666/11  
©2014 Integrated Device Technology, Inc.  

IDT70T3519S133BFGI 替代型号

型号 品牌 替代类型 描述 数据表
IDT70T3519S133BFI IDT

功能相似

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S133BF IDT

功能相似

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T651S10BF IDT

功能相似

HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFAC

与IDT70T3519S133BFGI相关器件

型号 品牌 获取价格 描述 数据表
IDT70T3519S133BFI IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S-133BFI IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S133BFI8 IDT

获取价格

Dual-Port SRAM, 256KX36, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, F
IDT70T3519S133DR IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S-133DR IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S133DRG IDT

获取价格

Dual-Port SRAM, 256KX36, 15ns, CMOS, PQFP208, 28 X 28 MM, 3.50 MM HEIGHT, PLASTIC, GREEN,
IDT70T3519S133DRGI IDT

获取价格

Dual-Port SRAM, 256KX36, 15ns, CMOS, PQFP208, 28 X 28 MM, 3.50 MM HEIGHT, PLASTIC, GREEN,
IDT70T3519S133DRI IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S-133DRI IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF
IDT70T3519S166BC IDT

获取价格

HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERF