5秒后页面跳转
IDT707278L PDF预览

IDT707278L

更新时间: 2024-11-29 22:57:19
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
16页 136K
描述
HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS

IDT707278L 数据手册

 浏览型号IDT707278L的Datasheet PDF文件第2页浏览型号IDT707278L的Datasheet PDF文件第3页浏览型号IDT707278L的Datasheet PDF文件第4页浏览型号IDT707278L的Datasheet PDF文件第5页浏览型号IDT707278L的Datasheet PDF文件第6页浏览型号IDT707278L的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT707278S/L  
32K x 16 BANK-SWITCHABLE  
DUAL-PORTED SRAM WITH  
EXTERNAL BANK SELECTS  
Features  
32K x 16 Bank-Switchable Dual-Ported SRAM Architecture  
Interrupt flags with programmable masking  
Dual Chip Enables allow for depth expansion without  
external logic  
UB and LB are available for x8 or x16 bus matching  
TTL-compatible, single 5V (±10%) power supply  
Available in a 100-pin Thin Quad Flatpack (14mm x 14mm)  
– Four independent 8K x 16 banks  
– 512 Kilobit of memory on chip  
Fast asynchronous address-to-data access time: 15ns  
User-controlled input pins included for bank selects  
Independent port controls with asynchronous address &  
data busses  
Four 16-bit mailboxes available to each port for inter-  
processor communications; interrupt option  
FunctionalBlockDiagram  
MUX  
R/WL  
CE0L  
CE1L  
UBL  
LBL  
R/WR  
CE0R  
CE1R  
8Kx16  
MEMORY  
ARRAY  
CONTROL  
LOGIC  
CONTROL  
LOGIC  
UB  
R
(BANK 0)  
LBR  
OER  
OEL  
MUX  
MUX  
I/O  
CONTROL  
I/O  
CONTROL  
I/O8L-15L  
I/O0L-7L  
I/O8R-15R  
I/O0R-7R  
8Kx16  
MEMORY  
ARRAY  
(BANK 1)  
A12L  
A12R  
ADDRESS  
DECODE  
ADDRESS  
DECODE  
(1)  
(1)  
A0L  
A0R  
MUX  
BA1R  
BA0R  
BA1L  
BA0L  
BANK  
DECODE  
BANK  
DECODE  
MUX  
8Kx16  
MEMORY  
ARRAY  
(BANK 3)  
MUX  
(2)  
BKSEL3  
BKSEL0  
BANK  
SELECT  
(2)  
(1)  
(1)  
(1)  
(1)  
A5R  
A0R  
A5L  
A0L  
MAILBOX  
INTERRUPT  
LOGIC  
LBR/UBR  
OER  
LBL/UBL  
OEL  
R/WR  
CER  
R/WL  
CEL  
MBSELL  
INTL  
MBSELR  
INTR  
3739 drw 01  
NOTES:  
1. The first six address pins for each port serve dual functions. When MBSEL = VIH, the pins serve as memory address inputs. When MBSEL = VIL, the pins  
serve as mailbox address inputs.  
2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Truth Table I for  
more details.  
MAY 2000  
1
DSC 3739/6  
©2000IntegratedDeviceTechnology,Inc.  

与IDT707278L相关器件

型号 品牌 获取价格 描述 数据表
IDT707278L15PF IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278L15PF8 IDT

获取价格

Dual-Port SRAM, 32KX16, 15ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
IDT707278L15PF9 IDT

获取价格

Dual-Port SRAM, 32KX16, 15ns, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
IDT707278L15PFI IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278L20PF IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278L20PFI IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278L20PFI8 IDT

获取价格

Dual-Port SRAM, 32KX16, 20ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
IDT707278L25PF IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278L25PFI IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
IDT707278S IDT

获取价格

HIGH-SPEED 32K x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS