5秒后页面跳转
IDT7007S35PFI8 PDF预览

IDT7007S35PFI8

更新时间: 2024-02-15 14:14:30
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
21页 164K
描述
Multi-Port SRAM, 32KX8, 35ns, CMOS, PQFP80

IDT7007S35PFI8 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:ObsoleteReach Compliance Code:not_compliant
风险等级:5.27最长访问时间:35 ns
I/O 类型:COMMONJESD-30 代码:S-PQFP-G80
JESD-609代码:e0内存密度:262144 bit
内存集成电路类型:MULTI-PORT SRAM内存宽度:8
湿度敏感等级:3端口数量:2
端子数量:80字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:32KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP80,.64SQ封装形状:SQUARE
封装形式:FLATPACK并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:5 V
认证状态:Not Qualified最大待机电流:0.03 A
最小待机电流:4.5 V子类别:SRAMs
最大压摆率:0.335 mA标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.635 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20

IDT7007S35PFI8 数据手册

 浏览型号IDT7007S35PFI8的Datasheet PDF文件第2页浏览型号IDT7007S35PFI8的Datasheet PDF文件第3页浏览型号IDT7007S35PFI8的Datasheet PDF文件第4页浏览型号IDT7007S35PFI8的Datasheet PDF文件第5页浏览型号IDT7007S35PFI8的Datasheet PDF文件第6页浏览型号IDT7007S35PFI8的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7007S/L  
32K x 8 DUAL-PORT  
STATIC RAM  
Features  
using the Master/Slave select when cascading more than  
one device  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
Military:25/35/55ns(max.)  
Industrial:20/25/35/55ns(max.)  
– Commercial:15/20/25/35/55ns(max.)  
Low-power operation  
Full on-chip hardware support of semaphore signaling  
between ports  
IDT7007S  
Fully asynchronous operation from either port  
TTL-compatible, single 5V (±10%) power supply  
Available in 68-pin PGA and PLCC and a 80-pin TQFP  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Active:850mW(typ.)  
Standby: 5mW (typ.)  
IDT7007L  
Active:850mW(typ.)  
Standby: 1mW (typ.)  
IDT7007 easily expands data bus width to 16 bits or more  
Green parts available, see ordering information  
FunctionalBlockDiagram  
OER  
OEL  
CEL  
CER  
R/WR  
R/W  
L
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
I/O  
Control  
Control  
(1,2)  
BUSY (1,2)  
L
BUSY  
R
A
14R  
0R  
A
14L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
15  
15  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
L
L
CE  
OE  
R/W  
R
OE  
R
R
R/W  
L
SEM  
R
SEM  
L
M/S  
(2)  
(2)  
INT  
R
INTL  
2940 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY and INT outputs are non-tri-stated push-pull.  
JANUARY 2006  
1
©2006IntegratedDeviceTechnology,Inc.  
DSC 2940/12  

与IDT7007S35PFI8相关器件

型号 品牌 描述 获取价格 数据表
IDT7007S45G IDT Multi-Port SRAM, 32KX8, 45ns, CMOS, CPGA68, CAVITY-UP, PGA-68

获取价格

IDT7007S45GB ETC x8 Dual-Port SRAM

获取价格

IDT7007S45J ETC x8 Dual-Port SRAM

获取价格

IDT7007S45J8 IDT Multi-Port SRAM, 32KX8, 45ns, CMOS, PQCC68, PLASTIC, LCC-68

获取价格

IDT7007S45JG8 IDT Multi-Port SRAM, 32KX8, 45ns, CMOS, PQCC68, PLASTIC, LCC-68

获取价格

IDT7007S45PF ETC x8 Dual-Port SRAM

获取价格