IDT5V2528APGGI

更新时间： 2024-11-01 22:05:43

品牌	Logo	应用领域
艾迪悌 - IDT		时钟驱动器逻辑集成电路光电二极管
页数	文件大小	规格书
7页	63K
描述
2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

IDT5V2528APGGI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	GREEN, TSSOP-28	针数：	28
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.8	Is Samacsys：	N
系列：	5V	输入调节：	STANDARD
JESD-30 代码：	R-PDSO-G28	JESD-609代码：	e3
长度：	9.7 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
最大I（ol）：	0.012 A	湿度敏感等级：	1
功能数量：	1	反相输出次数：
端子数量：	28	实输出次数：	10
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP28,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
电源：	2.5/3.3,3.3 V	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.25 ns	座面最大高度：	1.2 mm
子类别：	Clock Drivers	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn) - annealed	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	4.4 mm
最小 fmax：	167 MHz	Base Number Matches：	1

IDT5V2528APGGI 数据手册

IDT5V2528/A

2.5/3.3VPHASE-LOCKLOOPCLOCKDRIVER

INDUSTRIALTEMPERATURERANGE

2.5V / 3.3V PHASE-LOCK

LOOP CLOCK DRIVER

ZERO DELAY BUFFER

IDT5V2528/A

The IDT5V2528 inputs, PLL core, Y0, Y1, andFBOUT buffers operate from

the 3.3V VDD and AVDD power supply pins.

FEATURES:

• Operates at 3.3V VDD/AVDD and 2.5V/3.3V VDDQ

• 1:10 fanout

One bank of ten outputs provide low-skew, low-jitter copies of CLK. Of

the ten outputs, up to seven may be configured for 2.5V or 3.3V LVTTL

outputs. The number of 2.5V outputs is controlled by 3-level input signals

G_CtrlandT_Ctrl, andbyconnectingtheappropriateVDDQ pinsto2.5Vor

3.3V. The 3-level input signals may be hard-wired to high-mid-low levels.

Outputsignaldutycyclesareadjustedto50percent,independentoftheduty

cycleatCLK. TheoutputscanbeenabledordisabledviatheG_Ctrl input.

When the G_Ctrl input is mid or high, the outputs switch in phase and

frequencywithCLK;whentheG_Ctrlislow, alloutputs(exceptFBOUT)are

disabledtothelogic-lowstate.

UnlikemanyproductscontainingPLLs,theIDT5V2528doesnotrequire

external RC networks. The loop filter for the PLL is included on-chip,

minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the IDT5V2528 requires a

stabilization time to achieve phase lock of the feedback signal to the

referencesignal.Thisstabilizationtimeisrequired,followingpowerupand

• 3-level inputs for output control

• External feedback (FBIN) pin is used to synchronize the

outputs to the clock input signal

• No external RC network required for PLL loop stability

• Configurable 2.5V or 3.3V LVTTL outputs

• tPD Phase Error at 100MHz to 166MHz: ±150ps

• Jitter (peak-to-peak) at 133MHz and 166MHz: ±75ps

• Spread spectrum compatible

• Operating Frequency:

−

Std: 25MHz to 140MHz

A: 25MHz to 167MHz

−

• Available in TSSOP package

DESCRIPTION:

TheIDT5V2528isahighperformance, low-skew, low-jitter, phase-lock application of a fixed-frequency, fixed-phase signal at CLK, as well as

loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency following any changes to the PLL reference or feedback signals. The PLL

and phase, the feedback (FBOUT) output to the clock (CLK) input signal. can be bypassed for test purposes by strapping AVDD to ground.

FUNCTIONALBLOCKDIAGRAM

G_Ctrl

T_Ctrl

TY0, V^DDQpin 4

TY1, VDDQ pin 25

TY2, V^DDQpin 25

TY3, V^DDQpin 15

TY4, V^DDQpin 15

MODE

SELECT

TY5, VDDQ pin 11

TY6, V^DDQpin 11

TY7, V^DDQpin 11

Y0, V^DDpin 21

CLK

PLL

FBIN

AV^DD

Y1, V^DDpin 21

FBOUT, V^DDpin 21

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2003

2002 Integrated Device Technology, Inc.

DSC 5971/11

12 3 4 5 6 7

中文翻译

下载PDF

IDT5V2528APGGI 替代型号

型号	品牌	替代类型	描述	数据表
5V2528APGGI	IDT	功能相似	TSSOP-28, Tube

与IDT5V2528APGGI相关器件

型号	品牌	获取价格	描述	数据表
IDT5V2528APGGI8	IDT	获取价格	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO28, TSSOP-28
IDT5V2528APGI	IDT	获取价格	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528APGI8	IDT	获取价格	PLL Based Clock Driver, 5V Series, 10 True Output(s), 0 Inverted Output(s), PDSO28, TSSOP-
IDT5V2528PG	IDT	获取价格	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528PGG	IDT	获取价格	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528PGGI	IDT	获取价格	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528PGGI8	IDT	获取价格	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO28, TSSOP-28
IDT5V2528PGI	IDT	获取价格	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528PGI8	IDT	获取价格	PLL Based Clock Driver, 5V Series, 10 True Output(s), 0 Inverted Output(s), PDSO28, TSSOP-
IDT5V40501	IDT	获取价格	LOCO™ PLL CLOCK MULTIPLIER

与IDT5V2528APGGI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

5
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5V2528APGGI

IDT5V2528APGGI 技术参数

IDT5V2528APGGI 数据手册

IDT5V2528APGGI 替代型号

与IDT5V2528APGGI相关器件

与IDT5V2528APGGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5V2528APGGI

IDT5V2528APGGI 技术参数

IDT5V2528APGGI 数据手册

IDT5V2528APGGI 替代型号

与IDT5V2528APGGI相关器件

与IDT5V2528APGGI相关文章

您还可以找

您在本页遇到什么问题？