5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> IDT54FCT162543CTE
IDT54FCT162543CTE PDF预览

IDT54FCT162543CTE

更新时间： 2024-11-23 23:12:43
品牌 Logo 应用领域
艾迪悌 - IDT 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
8页 131K
描述
FAST CMOS 16-BIT LATCHED TRANSCEIVER

阅读下载

中文翻译

获取价格

IDT54FCT162543CTE 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP,针数：56
Reach Compliance Code：unknown风险等级：5.84
Is Samacsys：N其他特性：MASTER CONTROL FOR LATCH AND OUTPUT ENABLES IN EACH DIRECTION
系列：FCTJESD-30 代码：R-GDFP-F56
JESD-609代码：e0长度：18.415 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：8功能数量：2
端口数量：2端子数量：56
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE WITH SERIES RESISTOR输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装形状：RECTANGULAR封装形式：FLATPACK
传播延迟（tpd）：8 ns认证状态：Not Qualified
座面最大高度：2.413 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：TIN LEAD
端子形式：FLAT端子节距：0.635 mm
端子位置：DUAL宽度：9.652 mm
Base Number Matches：1

IDT54FCT162543CTE 数据手册

 浏览型号IDT54FCT162543CTE的Datasheet PDF文件第2页浏览型号IDT54FCT162543CTE的Datasheet PDF文件第3页浏览型号IDT54FCT162543CTE的Datasheet PDF文件第4页浏览型号IDT54FCT162543CTE的Datasheet PDF文件第5页浏览型号IDT54FCT162543CTE的Datasheet PDF文件第6页浏览型号IDT54FCT162543CTE的Datasheet PDF文件第7页 
IDT54/74FCT16543T/AT/CT/ET  
IDT54/74FCT162543T/AT/CT/ET  
FAST CMOS  
16-BIT LATCHED  
TRANSCEIVER  
Integrated Device Technology, Inc.  
FEATURES:  
DESCRIPTION:  
• Common features:  
The FCT16543T/AT/CT/ET and FCT162543T/AT/CT/ET  
– 0.5 MICRON CMOS Technology  
– High-speed, low-power CMOS replacement for  
ABT functions  
– Typical tSK(o) (Output Skew) < 250ps  
– Low input and output leakage ≤1µA (max.)  
– ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)  
– Packages include 25 mil pitch SSOP, 19.6 mil pitch  
16-bit latched transceivers are built using advanced dual metal  
CMOS technology. These high-speed, low-power devices are  
organized as two independent 8-bit D-type latched transceiv-  
ers with separate input and output control to permit indepen-  
dent control of data flow in either direction. For example, the A-  
to-B Enable (xCEAB) must be LOW in order to enter data from  
the A port or to output data from the B port. xLEABcontrols the  
latch function. When xLEAB is LOW, the latches are transpar-  
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack ent. A subsequent LOW-to-HIGH transition of xLEAB signal  
– Extended commercial range of -40°C to +85°C  
– VCC = 5V ±10%  
putstheAlatchesinthestoragemode. xOEABperformsoutput  
enable function on the B port. Data flow from the B port to the  
A port is similar but requires using xCEBA, xLEBA, and xOEBA  
inputs. Flow-through organization of signal pins simplifies  
layout. All inputs are designed with hysteresis for improved  
noise margin.  
The FCT16543T/AT/CT/ET are ideally suited for driving  
high-capacitance loads and low-impedance backplanes. The  
output buffers are designed with power off disable capability to  
allow"liveinsertion"ofboardswhenusedasbackplanedrivers.  
The FCT162543T/AT/CT/ET have balanced output drive  
with current limiting resistors. This offers low ground bounce,  
minimal undershoot, and controlled output fall times–reducing  
the need for external series terminating resistors. The  
FCT162543T/AT/CT/ET are plug-in replacements for the  
FCT16543T/AT/CT/ET and 54/74ABT16543 for on-board bus  
interface applications.  
• Features for FCT16543T/AT/CT/ET:  
– High drive outputs (-32mA IOH, 64mA IOL)  
– Power off disable outputs permit “live insertion”  
– Typical VOLP (Output Ground Bounce) < 1.0V at  
VCC = 5V, TA = 25°C  
• Features for FCT162543T/AT/CT/ET:  
– Balanced Output Drivers: ±24mA (commercial),  
±16mA (military)  
– Reduced system switching noise  
– Typical VOLP (Output Ground Bounce) < 0.6V at  
VCC = 5V,TA = 25°C  
FUNCTIONAL BLOCK DIAGRAM  
2OEBA  
2CEBA  
1
OEBA  
CEBA  
LEBA  
OEAB  
CEAB  
LEAB  
1
2LEBA  
2OEAB  
2CEAB  
1
1
1
2LEAB  
1
C
C
D
2A1  
1A1  
2B1  
D
1B1  
C
D
C
D
TO 7 OTHER CHANNELS  
TO 7 OTHER CHANNELS  
2618 drw 02  
2618 drw 01  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
MILITARY AND COMMERCIAL TEMPERATURE RANGES  
SEPTEMBER 1996  
1996 Integrated Device Technology, Inc.  
5.12  
DSC-2618/7  
1
12345678

中文翻译

下载PDF

与IDT54FCT162543CTE相关器件

型号 品牌 获取价格 描述 数据表
IDT54FCT162543CTEB IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPA IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPAB IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPF IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPFB IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPV IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543CTPVB IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543ET IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543ETE IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER
IDT54FCT162543ETEB IDT

获取价格

 		FAST CMOS 16-BIT LATCHED TRANSCEIVER

与IDT54FCT162543CTE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证