5秒后页面跳转
IDT2309-1HPGG PDF预览

IDT2309-1HPGG

更新时间: 2024-10-02 22:09:51
品牌 Logo 应用领域
艾迪悌 - IDT 时钟
页数 文件大小 规格书
10页 136K
描述
3.3V ZERO DELAY CLOCK BUFFER

IDT2309-1HPGG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.58
系列:2309输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:8
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:133 MHz
Base Number Matches:1

IDT2309-1HPGG 数据手册

 浏览型号IDT2309-1HPGG的Datasheet PDF文件第2页浏览型号IDT2309-1HPGG的Datasheet PDF文件第3页浏览型号IDT2309-1HPGG的Datasheet PDF文件第4页浏览型号IDT2309-1HPGG的Datasheet PDF文件第5页浏览型号IDT2309-1HPGG的Datasheet PDF文件第6页浏览型号IDT2309-1HPGG的Datasheet PDF文件第7页 
IDT2309  
3.3V ZERO DELAY  
CLOCK BUFFER  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution  
• 10MHz to 133MHz operating frequency  
• Distributes one clock input to one bank of five and one bankd  
of four outputs  
The IDT2309 is a high-speed phase-lock loop (PLL) clock buffer,  
designedtoaddresshigh-speedclockdistributionapplications. Thezero  
delay is achieved by aligning the phase between the incoming clock and  
the output clock, operable within the range of 10 to 133MHz.  
TheIDT2309isa16-pinversionoftheIDT2305. TheIDT2309accepts  
one reference input, and drives two banks of four low skew clocks. The  
-1H version of this device operates at up to 133MHz frequency and has  
higher drive than the -1 device. All parts have on-chip PLLs which lock  
to an input clock on the REF pin. The PLL feedback is on-chip and is  
obtained from the CLKOUT pad. In the absence of an input clock, the  
IDT2309 enters power down, and the outputs are tri-stated. In this mode,  
• Separate output enable for each output bank  
• Output Skew < 250ps  
• Low jitter <200 ps cycle-to-cycle  
• IDT2309-1 for Standard Drive  
• IDT2309-1H for High Drive  
• No external RC network required  
• Operates at 3.3V VDD  
• Available in SOIC and TSSOP packages  
the device will draw less than 25µA.  
The IDT2309 is characterized for both Industrial and Commercial  
operation.  
NOTE: For new designs, refer to AN-233.  
FUNCTIONALBLOCKDIAGRAM  
16  
CLKOUT  
2
CLKA1  
PLL  
1
REF  
3
CLKA2  
14  
CLKA3  
15  
CLKA4  
8
S2  
Control  
Logic  
9
S1  
6
CLKB1  
7
CLKB2  
10  
CLKB3  
11  
CLKB4  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
NOVEMBER 2002  
1
c
2002 Integrated Device Technology, Inc.  
DSC 5175/5  

IDT2309-1HPGG 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP139DTG ONSEMI

功能相似

3.3V / 5V ECL ±2/4, ±4/5/6 Clock Generation C
MC100EP14DTG ONSEMI

功能相似

3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
CY2308ZXC-1H CYPRESS

功能相似

3.3V Zero Delay Buffer

与IDT2309-1HPGG相关器件

型号 品牌 获取价格 描述 数据表
IDT2309-1HPGGI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309-1HPGI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A-1DC IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A-1DC8 IDT

获取价格

PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-
IDT2309A-1DCG IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A-1DCGI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A-1DCGI8 IDT

获取价格

PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, LEAD
IDT2309A-1DCI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER
IDT2309A-1HDC IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER