5秒后页面跳转
IDT72V243L7-5PFGI PDF预览

IDT72V243L7-5PFGI

更新时间: 2024-02-16 08:50:58
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
45页 535K
描述
FIFO, 2KX18, 5ns, Synchronous, CMOS, PQFP80, GREEN, PLASTIC, TQFP-80

IDT72V243L7-5PFGI 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFP
包装说明:QFP, QFP80,.64SQ针数:80
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.19
Is Samacsys:N最长访问时间:5 ns
其他特性:IT CAN ALSO BE CONFIGURED AS 4K X 9; RETRANSMIT; ASYNCHRONOUS MODE IS ALSO POSSIBLE备用内存宽度:9
最大时钟频率 (fCLK):133.3 MHz周期时间:7.5 ns
JESD-30 代码:S-PQFP-G80JESD-609代码:e3
长度:14 mm内存密度:36864 bit
内存集成电路类型:OTHER FIFO内存宽度:18
湿度敏感等级:3功能数量:1
端子数量:80字数:2048 words
字数代码:2000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:2KX18可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP80,.64SQ封装形状:SQUARE
封装形式:FLATPACK并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.015 A子类别:FIFOs
最大压摆率:0.035 mA最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

IDT72V243L7-5PFGI 数据手册

 浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第2页浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第3页浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第4页浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第5页浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第6页浏览型号IDT72V243L7-5PFGI的Datasheet PDF文件第7页 
3.3VOLTHIGH-DENSITYSUPERSYNCIINARROWBUSFIFO  
512 x 18/1,024 x 9, 1,024 x 18/2,048 x 9  
2,048 x 18/4,096 x 9, 4,096 x 18/8,192 x 9  
8,192 x 18/16,384 x 9, 16,384 x 18/32,768 x 9  
32,768 x 18/65,536 x 9, 65,536 x 18/131,072 x 9  
IDT72V223,IDT72V233  
IDT72V243,IDT72V253  
IDT72V263,IDT72V273  
IDT72V283,IDT72V293  
Zero latency retransmit  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
FEATURES:  
Choose among the following memory organizations:  
IDT72V223  
IDT72V233  
IDT72V243  
IDT72V253  
IDT72V263  
IDT72V273  
IDT72V283  
IDT72V293  
512 x 18/1,024 x 9  
Partial Reset clears data, but retains programmable settings  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of eight preselected offsets  
Selectable synchronous/asynchronous timing modes for Almost-  
Empty and Almost-Full flags  
Program programmable flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
JTAG port, provided for Boundary Scan function (BGA Only)  
Independent Read and Write Clocks (permit reading and writing  
simultaneously)  
Available in a 80-pin Thin Quad Flat Pack (TQFP) or a 100-pin Ball  
Grid Array (BGA) (with additional features)  
1,024 x 18/2,048 x 9  
2,048 x 18/4,096 x 9  
4,096 x 18/8,192 x 9  
8,192 x 18/16,384 x 9  
16,384 x 18/32,768 x 9  
32,768 x 18/65,536 x 9  
65,536 x 18/131,072 x 9  
Functionally compatible with the IDT72V255LA/72V265LA and  
IDT72V275/72V285 SuperSync FIFOs  
Up to 166 MHz Operation of the Clocks  
User selectable Asynchronous read and/or write ports (BGA Only)  
User selectable input and output port bus-sizing  
- x9 in to x9 out  
- x9 in to x18 out  
- x18 in to x9 out  
- x18 in to x18 out  
Pin to Pin compatible to the higher density of IDT72V2103/72V2113  
Big-Endian/Little-Endian user selectable byte representation  
5V tolerant inputs  
High-performance submicron CMOS technology  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
Fixed, low first word latency  
FUNCTIONAL BLOCK DIAGRAM  
*Available on the  
D0 -Dn (x9 or x18)  
LD SEN  
BGA package only.  
WEN  
WCLK/WR  
*
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
ASYW  
RAM ARRAY  
HF  
*
512 x 18 or 1,024 x 9  
FWFT/SI  
PFM  
1,024 x 18 or 2,048 x 9  
2,048 x 18 or 4,096 x 9  
4,096 x 18 or 8,192 x 9  
8,192 x 18 or 16,384 x 9  
16,384 x 18 or 32,768 x 9  
32,768 x 18 or 65,536 x 9  
65,536 x 18 or 131,072 x 9  
FSEL0  
FSEL1  
WRITE POINTER  
READ POINTER  
BE  
CONTROL  
LOGIC  
IP  
RT  
READ  
CONTROL  
LOGIC  
RM  
ASYR  
OUTPUT REGISTER  
IW  
OW  
BUS  
*
CONFIGURATION  
MRS  
PRS  
RESET  
LOGIC  
RCLK/RD  
*
REN  
TCK  
*
*
TRST  
TMS  
TDI  
TDO  
JTAG CONTROL  
(BOUNDARY SCAN)  
*
4666 drw01  
*
Q0 -Qn (x9 or x18)  
OE  
*
*
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.TheSuperSyncIIFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
JULY 2014  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
©2014 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4666/17  

与IDT72V243L7-5PFGI相关器件

型号 品牌 描述 获取价格 数据表
IDT72V243L7BC IDT 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO

获取价格

IDT72V243L7BCI IDT 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO

获取价格

IDT72V243L7PF IDT 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO

获取价格

IDT72V243L7PFI IDT 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO

获取价格

IDT72V245 IDT 3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18

获取价格

IDT72V245L10PF IDT 3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18

获取价格