5秒后页面跳转
71V016SA10PHG PDF预览

71V016SA10PHG

更新时间: 2024-01-03 02:09:12
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 289K
描述
3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

71V016SA10PHG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSOP
包装说明:TSOP2, TSOP44,.46,32针数:44
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.11
最长访问时间:10 ns其他特性:ALSO OPERATES WITH 3V TO 3.6 V SUPPLY
I/O 类型:COMMONJESD-30 代码:R-PDSO-G44
JESD-609代码:e3长度:18.41 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:16湿度敏感等级:3
功能数量:1端子数量:44
字数:65536 words字数代码:64000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:64KX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP44,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.2 mm最大待机电流:0.01 A
最小待机电流:3.15 V子类别:SRAMs
最大压摆率:0.17 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:10.16 mmBase Number Matches:1

71V016SA10PHG 数据手册

 浏览型号71V016SA10PHG的Datasheet PDF文件第2页浏览型号71V016SA10PHG的Datasheet PDF文件第3页浏览型号71V016SA10PHG的Datasheet PDF文件第4页浏览型号71V016SA10PHG的Datasheet PDF文件第5页浏览型号71V016SA10PHG的Datasheet PDF文件第6页浏览型号71V016SA10PHG的Datasheet PDF文件第7页 
IDT71V016SA  
3.3V CMOS Static RAM  
1 Meg (64K x 16-Bit)  
Features  
Description  
64K x 16 advanced high-speed CMOS Static RAM  
TheIDT71V016isa1,048,576-bithigh-speedStaticRAMorganized  
as64Kx16.ItisfabricatedusingIDT’shigh-perfomance,high-reliability  
CMOStechnology.Thisstate-of-the-arttechnology,combinedwithinno-  
vativecircuitdesigntechniques,providesacost-effectivesolutionforhigh-  
speedmemoryneeds.  
Equal access and cycle times  
— Commercial:10/12/15/20ns  
— Industrial:12/15/20ns  
One Chip Select plus one Output Enable pin  
Bidirectional data inputs and outputs directly  
The IDT71V016 has an output enable pin which operates as fast  
as 5ns, with address access times as fast as 10ns. All bidirectional  
inputsandoutputsoftheIDT71V016areLVTTL-compatibleandoperation  
isfromasingle3.3Vsupply.Fullystaticasynchronouscircuitryisused,  
requiring no clocks or refresh for operation.  
LVTTL-compatible  
Low power consumption via chip deselect  
Upper and Lower Byte Enable Pins  
Single 3.3V power supply  
Available in 44-pin Plastic SOJ, 44-pin TSOP, and  
The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic  
SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.  
48-Ball Plastic FBGA packages  
Functional Block Diagram  
Output  
Enable  
Buffer  
OE  
Address  
Buffers  
Row / Column  
Decoders  
A0 – A15  
I/O15  
High  
8
8
Chip  
Enable  
Buffer  
Byte  
I/O  
Buffer  
CS  
I/O8  
Sense  
Amps  
and  
Write  
Drivers  
16  
64K x 16  
Memory  
Array  
Write  
Enable  
Buffer  
WE  
I/O7  
Low  
Byte  
I/O  
8
8
Buffer  
I/O0  
BHE  
BLE  
Byte  
Enable  
Buffers  
3834 drw 01  
OCTOBER 2011  
1
©2011 IntegratedDeviceTechnology,Inc.  
DSC-3834/11  

与71V016SA10PHG相关器件

型号 品牌 描述 获取价格 数据表
71V016SA10PHG8 IDT 3.3V CMOS Static RAM

获取价格

71V016SA10PHGI IDT 3.3V CMOS Static RAM

获取价格

71V016SA10PHGI8 IDT 3.3V CMOS Static RAM

获取价格

71V016SA10YG IDT 3.3V CMOS Static RAM

获取价格

71V016SA10YG8 IDT 3.3V CMOS Static RAM

获取价格

71V016SA10YGI IDT 3.3V CMOS Static RAM

获取价格