Datasheet > 微控制器和处理器 > 时钟发生器> 5P49EE601NLGI

5P49EE601NLGI

更新时间： 2024-01-03 23:18:12

品牌	Logo	应用领域
艾迪悌 - IDT		晶体时钟发生器微控制器和处理器外围集成电路
页数	文件大小	规格书
26页	457K
描述
VERSACLOCK? LOW POWER CLOCK GENERATOR

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5P49EE601NLGI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFN
包装说明：	4 X 4 MM, ROHS COMPLIANT, QFN-20	针数：	20
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.81
JESD-30 代码：	S-XQCC-N24	JESD-609代码：	e3
长度：	4 mm	湿度敏感等级：	3
端子数量：	24	最高工作温度：	85 °C
最低工作温度：	-40 °C	最大输出时钟频率：	150 MHz
封装主体材料：	UNSPECIFIED	封装代码：	HVQCCN
封装等效代码：	LCC24,.16SQ,20	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	260
电源：	1.8 V	主时钟/晶体标称频率：	40 MHz
认证状态：	Not Qualified	座面最大高度：	1 mm
子类别：	Clock Generators	最大供电电压：	3.6 V
最小供电电压：	3 V	标称供电电压：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn) - annealed
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	4 mm	uPs/uCs/外围集成电路类型：	CLOCK GENERATOR, VIDEO
Base Number Matches：	1

5P49EE601NLGI 数据手册

PRELIMINARY DATASHEET

VERSACLOCK^®LOW POWER CLOCK GENERATOR

IDT5P49EE601

Description

Features

The IDT5P49EE601 is a programmable clock generator

intended for low power, battery operated consumer

applications. There are four internal PLLs, each individually

programmable, allowing for up to six differrent output

frequencies. The frequencies are generated from a single

reference clock. The reference clock can come from either

a TCXO or fundamental mode crystal. An additional

32.768kHz crystal oscillator is available to provide a real

time clock or non-critical performance MHz processor

clock.

• Four internal PLLs

• Internal non-volatile EEPROM

• Internal I C EEPROM master interface

• FAST (400kHz) mode I C serial interfaces

• Input Frequencies

– TCXO: 10 MHz to 40 MHz

– Crystal: 8 MHz to 30 MHz

– RTC Crystal: 32.768 kHz

• Output Frequency Ranges: kHz to 120 MHz

The IDT5P49EE601 can be programmed through the use

• Each PLL has an 8-bit reference divider and a 11-bit

feedback-divider

of the I C interfaces. The programming interface enables

the device to be programmed when it is in normal operation

or what is commonly known as in system programmable.

An internal EEPROM allows the user to save and restore

the configuration of the device without having to reprogram

it on power-up.

• 8-bit output-divider blocks

• One of the PLLs support Spread Spectrum generation

capable of configuration to pixel rate, with adjustable

modulation rate and amplitude to support video clock

with no visible artifacts

Each of the four PLLs has an 8-bit reference divider and a

11-bit feedback divider. This allows the user to generate

four unique non-integer-related frequencies. The PLL loop

bandwidth is programmable to allow the user to tailor the

PLL response to the application. For instance, the user can

tune the PLL parameters to minimize jitter generation or to

maximize jitter attenuation.

• I/O Standards:

– Outputs - 1.8V/2.5V/3.3 V LVTTL/ LVCMOS

– Outputs - 1 pair selectable 3.3V LVDS

• 3 independent adjustable VDDO groups.

• Programmable Slew Rate Control

• Programmable Loop Bandwidth Settings

• Programmable output inversion to reduce bimodal jitter

• Individual output enable/disable

Spread spectrum generation is supported on one of the

PLLs. The device is specifically designed to work with

display applications to ensure that the spread profile

remains consistent for each HSYNC in order to reduce

ROW noise.

• Power-down/Sleep mode

– 10A max in power down mode

– 32kHz clock output active sleep mode

– 100A max in sleep mode

There are total six 8-bit output dividers. One output bank

can be configured to support LVTTL or LVDS. All other

outputs are always set to LVTTL. The outputs are

connected to the PLLs via the switch matrix. The switch

matrix allows the user to route the PLL outputs to any

output bank. This feature can be used to simplify and

optimize the board layout. In addition, each output's slew

rate and enable/disable function can be programmed.

• 1.8V VDD Core Voltage

• Available in 24pin 4x4mm QFN packages

• -40 to +85 C Industrial Temp operation

Target Applications

• Smart Mobile Handset

• Personal Navigation Device (PND)

• Camcorder

• DSC

• Portable Game Console

• Personal Media Player

IDT™ VERSACLOCK LOW POWER CLOCK GENERATOR

IDT5P49EE601 REV C 061110

12 3 4 5 6 7...26

下载PDF

与5P49EE601NLGI相关器件

型号	品牌	描述	获取价格	数据表
5P49EE601NLGI8	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格
5P49EE602NLGI	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格
5P49EE602NLGI8	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格
5P49EE801NDGI	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格
5P49EE801NDGI8	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格
5P49EE802NDGI	IDT	VERSACLOCK? LOW POWER CLOCK GENERATOR	获取价格

与5P49EE601NLGI相关文章

MAX487芯片引脚图及功能、应用领域详解
2024-04-17

12
IR2110驱动芯片引脚图及功能、电路图详解
2024-04-17

9
74LS74是什么芯片 74LS74引脚图及功能表
2024-04-16

12
CD4511芯片引脚图及功能、电路图解析
2024-04-15

20

产品中心

服务支持

精选活动

关于我们

帮助中心

5P49EE601NLGI

5P49EE601NLGI 技术参数

5P49EE601NLGI 数据手册

与5P49EE601NLGI相关器件

与5P49EE601NLGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5P49EE601NLGI

5P49EE601NLGI 技术参数

5P49EE601NLGI 数据手册

与5P49EE601NLGI相关器件

与5P49EE601NLGI相关文章

您还可以找

您在本页遇到什么问题？