5秒后页面跳转
2308-1HDCGI PDF预览

2308-1HDCGI

更新时间: 2024-01-27 20:56:02
品牌 Logo 应用领域
艾迪悌 - IDT 时钟
页数 文件大小 规格书
13页 165K
描述
3.3V ZERO DELAY CLOCK MULTIPLIER

2308-1HDCGI 数据手册

 浏览型号2308-1HDCGI的Datasheet PDF文件第2页浏览型号2308-1HDCGI的Datasheet PDF文件第3页浏览型号2308-1HDCGI的Datasheet PDF文件第4页浏览型号2308-1HDCGI的Datasheet PDF文件第5页浏览型号2308-1HDCGI的Datasheet PDF文件第6页浏览型号2308-1HDCGI的Datasheet PDF文件第7页 
3.3V ZERO DELAY  
CLOCK MULTIPLIER  
IDT2308  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution for Applications ranging  
from 10MHz to 133MHz operating frequency  
• Distributes one clock input to two banks of four outputs  
• Separate output enable for each output bank  
• External feedback (FBK) pin is used to synchronize the outputs  
to the clock input  
The IDT2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is  
designedtoaddresshigh-speedclockdistributionandmultiplicationapplica-  
tions.Thezerodelayisachievedbyaligningthephasebetweentheincoming  
clockandtheoutputclock, operablewithintherangeof10to133MHz.  
TheIDT2308hastwobanksoffouroutputseachthatarecontrolledviatwo  
selectaddresses.Byproperselectionofinputaddresses,bothbankscanbe  
put in tri-state mode. In test mode, the PLL is turned off, and the input clock  
directlydrivestheoutputsforsystemtestingpurposes. Intheabsenceofan  
inputclock,theIDT2308enterspowerdown,andtheoutputsaretri-stated.In  
thismode, thedevicewilldrawlessthan25μA.  
• Output Skew <200 ps  
• Low jitter <200 ps cycle-to-cycle  
• 1x, 2x, 4x output options (see table):  
– IDT2308-1 1x  
– IDT2308-2 1x, 2x  
– IDT2308-3 2x, 4x  
– IDT2308-4 2x  
The IDT2308 is available in six unique configurations for both pre-  
scaling and multiplication of the Input REF Clock. (See available options  
table.)  
– IDT2308-1H, -2H, and -5H for High Drive  
• No external RC network required  
• Operates at 3.3V VDD  
ThePLLisclosedexternallytoprovidemoreflexibilitybyallowingtheuser  
tocontrolthedelaybetweentheinputclockandtheoutputs.  
TheIDT2308ischaracterizedforbothIndustrialandCommercialoperation.  
• Available in SOIC and TSSOP packages  
FUNCTIONALBLOCKDIAGRAM  
(-3, -4)  
16  
2
FBK  
REF  
2
CLKA1  
PLL  
1
2
(-5)  
3
CLKA2  
14  
CLKA3  
15  
CLKA4  
8
9
S2  
S1  
Control  
Logic  
2
(-2, -3)  
6
CLKB1  
CLKB2  
CLKB3  
CLKB4  
7
10  
11  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
MAY 2010  
1
c
2010 Integrated Device Technology, Inc.  
DSC 5173/12  

与2308-1HDCGI相关器件

型号 品牌 描述 获取价格 数据表
2308-1HDCGI8 IDT 3.3V ZERO DELAY CLOCK MULTIPLIER

获取价格

2308-1HDCI IDT PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-

获取价格

2308-1HDCI8 IDT PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-

获取价格

2308-1HPG8 IDT Clock Driver, PDSO16

获取价格

2308-1HPGG IDT 3.3V ZERO DELAY CLOCK MULTIPLIER

获取价格

2308-1HPGG8 IDT 3.3V ZERO DELAY CLOCK MULTIPLIER

获取价格