Datasheet > ICS9250-29

ICS9250-29

更新时间： 2024-11-12 22:55:27

品牌	Logo	应用领域
矽成 - ICSI		/
页数	文件大小	规格书
15页	220K
描述
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS9250-29 数据手册

Integrated

Circuit

Systems, Inc.

ICS9250-29

Frequency Generator & Integrated Buffers for Celeron & PII/III™

Recommended Application:

Solano type chipset.

Pin Configuration

IOAPIC

VDDL

GNDL

*FS1/REF

VDDR

GNDL

VDDL

CPUCLK0

CPUCLK1

GND1

SDRAM0

SDRAM1

VDD1

Output Features:

•

2 CPU (2.5V) (up to 133MHz achievable through I²C)

13 SDRAM (3.3V) (up to 133MHz achievable

GNDR

VDD3

through I²C)

GND1

•

5 PCI (3.3 V) @33.3MHz

3V66-0

3V66-1

3V66-2

GND3

PCICLK0

PCICLK1

PCICLK2

VDD2

SDRAM2

SDRAM3

SDRAM4

SDRAM5

VDD1

1 IOAPIC (2.5V) @ 33.3 MHz

3 Hublink clocks (3.3 V) @ 66.6 MHz

2 (3.3V) @ 48 MHz (Non spread spectrum)

1 REF (3.3V) @ 14.318 MHz

GND1

SDRAM6

SDRAM7

SDRAM8

SDRAM9

VDD1

GND2

PCICLK3

PCICLK4

FS0

GNDA

VDDA

Features:

•

Supports spread spectrum modulation,

0 to -0.5% down spread.

GND1

SDRAM10

SDRAM11

VDD1

•

I²C support for power management

Efficient power management scheme through PD#

Uses external 14.138 MHz crystal

Alternate frequency selections available through I²C

control.

SCLK

SDATA

GNDF

VDDF

GND1

SDRAM12

TRISTATE#/PD#**

48MHz_1

48MHz_0

56-Pin 300mil SSOP

* This input has a 50K pull-down to GND.

** This input has a 50K pull-up to VDD

Functionality

Block Diagram

CPU

MHz

SDRAM

MHz

Tristate# FS0

FS1

XTAL

OSC

Tristate Tristate

Test Test

REF

PLL1

Spread

Spectrum

66MHz 100MHz

100MHz 100MHz

133MHz 133MHz

133MHz 100MHz

VDDL

CPU66/100/133 [1:0]

3V66 [2:0]

FS(1:0)

PD#

Control

Logic

SDRAM [12:0]

PCICLK [4:0]

Power Groups

TRISTATE#

Config

Reg

VDDA, GNDA = CPU, PLL (analog)

VDDF, GNDF = Fixed PLL, 48M (analog/digital)

VDDR, GNDR = REF, X1, X2 (analog/digital)

VDD3, GND3 = 3V66 (digital)

SDATA

SCLK

IOAPIC

VDDL

48MHz [1:0]

PLL2

VDD2, GND2 = PCI (digital)

VDD1, GND1 = SDRAM (digital)

VDDL, GNDL = IOAPIC, CPU (digital)

ICS reserves the right to make changes in the device data identified in this

publication without further notice. ICS advises its customers to obtain the

latest version of all device data to verify that any information being relied

upon by the customer is current and accurate.

9250-29 Rev A 02/01/01

Third party brands and names are the property of their respective owners.

12 3 4 5 6 7...15

中文翻译

下载PDF

与ICS9250-29相关器件

型号	品牌	获取价格	描述	数据表
ICS9250-30	ICSI	获取价格	Frequency Generator & Integrated Buffers for
ICS9250-32	ICSI	获取价格	Frequency Generator & Integrated Buffers for
ICS9250-37	ICSI	获取价格	Preliminary Product Preview
ICS9250-38	ICSI	获取价格	Frequency Generator with 200MHz Differential CPU Clocks
ICS9250-50	ICSI	获取价格	Frequency Generator & Integrated Buffers for PIII & Tualatin
ICS9250AF-29	IDT	获取价格	Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, MO-118, SSOP-56
ICS9250BF-12LF	IDT	获取价格	Clock Generator
ICS9250BF-12LFT	IDT	获取价格	Clock Generator
ICS9250BF-16	IDT	获取价格	Processor Specific Clock Generator, 150MHz, PDSO56, 0.300 INCH, SSOP-56
ICS9250BF-16LF-T	IDT	获取价格	Processor Specific Clock Generator, 150MHz, PDSO56, 0.300 INCH, GREEN, SSOP-56

与ICS9250-29相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

26
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

10
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS9250-29

ICS9250-29 数据手册

与ICS9250-29相关器件

与ICS9250-29相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS9250-29

ICS9250-29 数据手册

与ICS9250-29相关器件

与ICS9250-29相关文章

您还可以找

您在本页遇到什么问题？