5秒后页面跳转
ICS9250-25 PDF预览

ICS9250-25

更新时间: 2024-09-24 22:55:27
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
14页 263K
描述
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩

ICS9250-25 数据手册

 浏览型号ICS9250-25的Datasheet PDF文件第2页浏览型号ICS9250-25的Datasheet PDF文件第3页浏览型号ICS9250-25的Datasheet PDF文件第4页浏览型号ICS9250-25的Datasheet PDF文件第5页浏览型号ICS9250-25的Datasheet PDF文件第6页浏览型号ICS9250-25的Datasheet PDF文件第7页 
ICS9250-25  
Integrated  
Circuit  
Systems, Inc.  
Preliminary Product Preview  
Frequency Generator & Integrated Buffers for Celeron & PII/III™  
Recommended Application:  
Pin Configuration  
810/810E and Solano type chipset  
VDDREF  
X1  
1
2
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
REF0/FS4*1  
VDDLAPIC  
IOAPIC  
X2  
3
4
5
6
7
8
9
Output Features:  
GNDREF  
GND3V66  
3V66-0  
3V66-1  
3V66-2  
VDDLCPU  
CPUCLK0  
CPUCLK1  
GNDLCPU  
GNDSDR  
SDRAM0  
SDRAM1  
SDRAM2  
VDDSDR  
SDRAM3  
SDRAM4  
SDRAM5  
GNDSDR  
SDRAM6  
SDRAM7  
SDRAM_F  
VDDSDR  
GND48  
2 - CPUs @ 2.5V, up to 153.33MHz.  
13 - SDRAM @ 3.3V, up to 153.33MHz.  
3 - 3V66 @ 3.3V, 2x PCI MHz.  
8 - PCI @3.3V.  
1 - 48MHz, @3.3V fixed.  
1 - 24MHz @ 3.3V  
VDD3V66  
VDDPCI  
1*FS0/PCICLK0  
1*FS1/PCICLK1  
PCICLK2  
GNDPCI  
PCICLK3  
PCICLK4  
PCICLK5  
VDDPCI  
PCICLK6  
PCICLK7  
GNDPCI  
PD#  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
1 - REF @3.3V, 14.318MHz.  
Features:  
Up to 153.33MHz frequency support  
Support power management through PD#.  
Spread spectrum for EMI control (± 0.25%)  
center spread.  
24MHz/FS2*  
48MHz/FS3*1  
VDD48  
VDDSDR  
SDRAM8  
SDRAM9  
GNDSDR  
SCLK  
SDATA  
VDDSDR  
SDRAM11  
SDRAM10  
GNDSDR  
Uses external 14.318MHz crystal  
FS pins for frequency select  
Key Specifications:  
CPU Output Jitter: <250ps  
IOAPIC Output Jitter: <500ps  
56-Pin 300 mil SSOP  
1ꢀ These pins will have 1ꢀ5 to 2X drive strengthꢀ  
* 120K ohm pull-up to VDD on indicated inputsꢀ  
48MHz, 3V66, PCI Output Jitter: <500ps  
Ref Output Jitter. <1000ps  
CPU Output Skew: <175ps  
PCI Output Skew: <500ps  
Block Diagram  
3V66 Output Skew <175ps  
For group skew timing, please refer to the  
Group Timing Relationship Table.  
PLL2  
48MHz  
24MHz  
/ 2  
X1  
X2  
XTAL  
OSC  
REF0  
PLL1  
Spread  
CPU  
DIVDER  
CPUCLK [1:0]  
2
Spectrum  
SDRAM  
DIVDER  
SDRAM [11:0]  
SDRAM_F  
IOAPIC  
12  
Control  
Logic  
FS[4:0]  
PD#  
IOAPIC  
DIVDER  
Config.  
Reg.  
PCI  
DIVDER  
PCICLK [7:0]  
3V66 [2:0]  
SDATA  
SCLK  
8
3
3V66  
DIVDER  
PRODUCT PREVIEW documents contain information on new products  
in the sampling or preproduction phase of development. Characteristic  
data and other specifications are subject to change without notice.  
9250-25 Rev A 10/03/00  
Third party brands and names are the property of their respective owners.  

与ICS9250-25相关器件

型号 品牌 获取价格 描述 数据表
ICS9250-26 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-27 IDT

获取价格

Frequency Generator and Integrated Buffers for Celeron & PII/IIITM
ICS9250-27 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-28 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-29 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-30 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-32 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-37 ICSI

获取价格

Preliminary Product Preview
ICS9250-38 ICSI

获取价格

Frequency Generator with 200MHz Differential CPU Clocks
ICS9250-50 ICSI

获取价格

Frequency Generator & Integrated Buffers for PIII & Tualatin