5秒后页面跳转
ICS9250-13 PDF预览

ICS9250-13

更新时间: 2024-11-12 22:55:27
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
15页 564K
描述
Frequency Generator & Integrated Buffers for PENTIUM/ProTM

ICS9250-13 数据手册

 浏览型号ICS9250-13的Datasheet PDF文件第2页浏览型号ICS9250-13的Datasheet PDF文件第3页浏览型号ICS9250-13的Datasheet PDF文件第4页浏览型号ICS9250-13的Datasheet PDF文件第5页浏览型号ICS9250-13的Datasheet PDF文件第6页浏览型号ICS9250-13的Datasheet PDF文件第7页 
Integrated  
Circuit  
Systems, Inc.  
ICS9250-13  
Frequency Generator & Integrated Buffers for PENTIUM/ProTM  
General Description  
Features  
•
3.3Voutputs:SDRAM, PCI, REF, 48/24MHz  
2.5Vor3.3Voutputs:CPU  
The ICS9250-13 generates all clocks required for high speed  
RISCorCISCmicroprocessorsystemssuchasIntel PentiumPro  
orCyrix. Eightdifferentreferencefrequencymultiplyingfactors  
are externally selectable with smooth frequency transitions.  
•
•
•
•
20 ohm CPU clock output impedance  
20 ohm PCI clock output impedance  
Skew from CPU (earlier) to PCI clock - 1 to 4 ns,  
center 2.6 ns.  
Spread spectrum may be enabled through I2C programming.  
Spread spectrum typically reduces system EMI by 8dB to  
10dB. This simplifies EMI qualification without resorting to  
board design iterations or costly shielding. The ICS9250-13  
employs a proprietary closed loop design, which tightly  
controls the percentage of spreading over process and  
temperature variations.  
•
•
•
•
No external load cap for CL=18pF crystals  
±250 ps CPU, PCI clock skew  
400ps (cycle to cycle) CPU jitter  
Smooth frequency switch, with selections from  
50to83.3MHzCPU.  
•
•
•
•
•
I2C interface for programming  
2ms power up clock stable time  
Clock duty cycle 45-55%.  
56pin300milSSOPpackage  
3.3V operation, 5V tolerant input.  
Block Diagram  
Recomended Application:  
•
440LX/EX type chipset Motherboard single chip  
clock solution.  
Pin Configuration  
Power Groups  
56-Pin SSOP  
VDDREF=REF(0:1),X1,X2  
VDDPCI=PCICLK_F,PCICLK(0:5)  
VDDSDR=SDRAM(0:11), supplyforPLLcore,  
VDD48=24MHz,48MHz  
* Internal Pull-up Resistor of  
120K to VDD on indicated inputs  
VDDLIOAPIC=IOAPIC  
VDDL2CPU= CPUCLK(0:3)  
Pentium is a trademark of Intel Corporation  
I2C is a trademark of Philips Corporation  
ICS reserves the right to make changes in the device data identified in  
this publication without further notice. ICS advises its customers to  
obtain the latest version of all device data to verify that any  
9250-13RevA3/25/99  
information being relied upon by the customer is current and accurate.  

与ICS9250-13相关器件

型号 品牌 获取价格 描述 数据表
ICS9250-14 ICSI

获取价格

Frequency Timing Generator for Pentium II Systems
ICS9250-16 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-18 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-19 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-22 ICSI

获取价格

Frequency Generator for P IV⑩
ICS9250-23 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-25 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-26 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250-27 IDT

获取价格

Frequency Generator and Integrated Buffers for Celeron & PII/IIITM
ICS9250-27 ICSI

获取价格

Frequency Generator & Integrated Buffers for