5秒后页面跳转
ICS9248YF-77LF PDF预览

ICS9248YF-77LF

更新时间: 2024-09-25 19:58:51
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
14页 313K
描述
Processor Specific Clock Generator, 150MHz, PDSO48, SSOP-48

ICS9248YF-77LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.28
JESD-30 代码:R-PDSO-G48JESD-609代码:e3
长度:15.875 mm端子数量:48
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:150 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
主时钟/晶体标称频率:14.318 MHz认证状态:Not Qualified
座面最大高度:2.794 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

ICS9248YF-77LF 数据手册

 浏览型号ICS9248YF-77LF的Datasheet PDF文件第2页浏览型号ICS9248YF-77LF的Datasheet PDF文件第3页浏览型号ICS9248YF-77LF的Datasheet PDF文件第4页浏览型号ICS9248YF-77LF的Datasheet PDF文件第5页浏览型号ICS9248YF-77LF的Datasheet PDF文件第6页浏览型号ICS9248YF-77LF的Datasheet PDF文件第7页 
Integrated  
Circuit  
Systems, Inc.  
ICS9248-77  
Frequency Timing Generator for PENTIUM II Systems  
Pin Configuration  
General Description  
The ICS9248-77 is a main clock synthesizer chip for Pentium  
II based systems using Rambus Interface DRAMs. This chip  
provides all the clocks required for such a system when used  
with a Direct Rambus Clock Generator(DRCG) chip such as  
theICS9212-01.  
Spread Spectrum may be enabled by driving the SPREAD#  
pin active. Spread spectrum typically reduces system EMI by  
8dBto10dB. ThissimplifiesEMIqualificationwithoutresorting  
to board design iterations or costly shielding. The ICS9248-  
77 employs a proprietary closed loop design, which tightly  
controls the percentage of spreading over process and  
temperature variations.  
The CPU/2 clocks are inputs to the DRCG.  
Features  
•
Generates the following system clocks:  
- 3 - CPUs @ 2.5V, up to 150MHz.  
-3-IOAPIC@2.5V, PCIorPCI/2  
-3-3V66MHz@3.3V.  
48-pin SSOP  
*120K ohm pull-up to VDD on indicated inputs.  
- 11-PCIs@3.3V.  
-1-48MHz, @3.3Vfixed.  
-1-24MHz, @3.3Vfixed.  
-1-CPU/2, @2.5V.  
•
•
± .25% center spread, or 0 to -.5% down spread.  
Block Diagram  
Usesexternal14.318MHzcrystal.  
Key Specification  
•
•
•
•
•
•
•
•
•
•
•
•
CPU Output Jitter: <250ps  
CPU/2 Output Jitter. <250ps  
IOAPIC Output Jitter: <500ps  
48MHz, 3V66, PCIOutputJitter:<500ps  
Ref Output Jitter. <1000ps  
CPU Output Skew: <175ps  
IOAPIC Output Skew <250ps  
PCI Output Skew: <500ps  
3V66OutputSkew<250ps  
CPU to 3V66 Output Offset: 0.0 - 1.5ns (CPU leads)  
3V66 to PCI Output Offset: 1.5 - 4.0ns (3V66 leads)  
CPU to IOAPIC Output Offset 1.5 - 4.0ns (CPU leads)  
9248-77Rev C10/20/99  
ICS reserves the right to make changes in the device data identified in  
this publication without further notice. ICS advises its customers to  
obtain the latest version of all device data to verify that any  
information being relied upon by the customer is current and accurate.  

与ICS9248YF-77LF相关器件

型号 品牌 获取价格 描述 数据表
ICS9248YF-78 IDT

获取价格

Processor Specific Clock Generator, 150MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-78 ICSI

获取价格

Frequency Timing Generator for Pentium II Systems
ICS9248YF-78LF IDT

获取价格

Processor Specific Clock Generator, 150MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-80LF IDT

获取价格

Processor Specific Clock Generator, 133.34MHz, PDSO28, 0.209 INCH, SSOP-28
ICS9248YF-80LF-T IDT

获取价格

Processor Specific Clock Generator, 133.34MHz, PDSO28, 0.209 INCH, SSOP-28
ICS9248YF-80-T ICSI

获取价格

General Purpose 133MHz System Clock
ICS9248YF-81 ICSI

获取价格

Frequency Generator & Integrated Buffers
ICS9248YF-87 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9248YF-87LF IDT

获取价格

Processor Specific Clock Generator, 150MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-90-T ICSI

获取价格

Frequency Generator & Integrated Buffers for PENTIUM/ProTM