ICS9248-189
Integrated
Circuit
Systems, Inc.
Advance Information
AMD - K7™ Clock Generator for Mobile System
RecommendedApplication:
VIA K7/KN/KX-133 style chipset
Pin Configuration
Output Features:
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDREF
X1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
REF01
REF
REF2/FS3*
GND
GND
VDD
1
•
•
•
•
•
•
•
1 - Differential pair open drain CPU clocks
1 - CPU clock @ 3.3V
7 - SDRAM @ 3.3V
8 - PCI @ 3.3V,
1 - 48MHz, @ 3.3V fixed
1 - 24/48MHz @ 3.3V
X2
*FS2/PCICLK_F
*FS1/PCICLK0
VDDPCI
GND
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
GND
VDDPCI
CPUCLK_CS
CPUCLKT02
CPUCLKC02
CPU_STOP#*
CLK_STOP#*/PD#
SDRAM0
SDRAM1
VDDSDR
GND
SDRAM2
SDRAM3
GND
VDDSDR
SDRAM4
SDRAM5
SDRAM_F
SCLK
3 - REF @ 3.3V, 14.318MHz.
Features:
•
•
Up to 166MHz frequency support
PCICLK6
Support power management via hardware select CPU
stop, CLOCK stop, PCI stop, and SDRAM stop
*SDRAM_STOP#
*PCI_STOP#
BUFFER_IN
AVDD
•
•
Support power management via I2C programing
Spread spectrum for EMI control
GND
GND
(
ꢀ.2ꢁ5 to ꢀ.ꢀ65 center, or ꢀ to -ꢀ.ꢁ5 or -1.ꢀ5 down
spread)
*FS0/48MHZ
*SEL24_48#/24_48MHz
VDD48
•
Uses external 14.318MHz crystal
SDATA
Key Specifications:
•
•
•
•
CPU - CPU Skew: <17ꢁps
CPU - SDRAM Skew: 12ꢁps
CPU - PCI Skew: 1ꢀꢀps
PCI - PCI Skew: <ꢁꢀꢀps
48-Pin 300mil SSOP & 240milTSSOP
*
Internal Pull-up Resistor of 120K to VDD
These outputs have double strength to drive 2 loads.
These outputs can be set to 1X or 1.5X strength
through I2C
1
2
Functionality
Block Diagram
FS2
0
FS1
0
FS0
0
CPU
PCI
33.33
33.33
Spread Percentage
+/- 0.35% Center Spread
+/- 0.35% Center Spread
PLL2
48MHz
100.00
133.33
100.00
133.33
100.00
133.33
100.00
133.33
24_48MHz
0
0
1
/ 2
0
1
0
33.33 0 to - 0.5% Down Spread
33.33 0 to - 0.5% Down Spread
REF (2:0)
X1
X2
XTAL
OSC
3
0
1
1
1
0
0
33.33
33.33
33.33
33.33
+/- 0.6% Center Spread
+/- 0.6% Center Spread
No Spread
PLL1
Spread
Spectrum
CPU
DIVDER
1
0
1
Stop
CPUCLK_CS
1
1
0
CPUCLKT0
CPUCLKC0
1
1
1
No Spread
Note: For a complete functionality table please see table in
page 3.
SEL24_48#
SDATA
PCI
DIVDER
Stop
Stop
PCICLK (6:0)
PCICLK_F
Control
Logic
7
6
SCLK
FS (3:0)
Power Groups
PD#
SDRAM
DIVIDER
SDRAM (5:0)
SDRAM_F
CPU_STOP#
CLK_STOP#
PCI_STOP#
SDRAM_STOP#
BUFFER_IN
VDD48 = 48MHz, Fixed PLL
VDDA = VDD for Core PLL
VDDREF = REF, Xtal
Config.
Reg.
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
9248-189 Rev - 08/10/01
Third party brands and names are the property of their respective owners.