ICS9248-171
Integrated
Circuit
Systems, Inc.
Advance Information
AMD - K7™ System Clock Chip
Recommended Application:
ALI 1647 style chipset
Output Features:
Pin Configuration
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
*DG_STOP#
*PD#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
GND
CPUCLKT0
CPUCLKC0
CPUCLKT1
SDATA
SDRAM0
SDRAM1
GND
•
•
•
•
•
•
•
1 - Differential pair open drain CPU clocks
1 - Single-ended open drain CPU clock
13 - SDRAM @ 3.3V
7 - PCI @3.3V
2 - AGP @ 3.3V
GND
X1
X2
AVDD
**FS0/REF0
VDD
**FS1/AGP0
AGP1
VDD
SDRAM2
SDRAM3
SDRAM4
SDRAM5
VDD
1 - 48MHz, @3.3V
GND
1 - REF @3.3V, (selectable strength) through I2C
*FS2/PCICLK_F
PCICLK0
PCICLK1
PCICLK2
GND
Features:
GND
•
•
Up to 147MHz frequency support
SDRAM6
SDRAM7
SDRAM8
SDRAM9
GND
Support power management: DG stop, PCI stop and
VDD
Power down Mode from I2C programming.
*MODE/PCICLK3
PCICLK4
PCICLK5
AVDD48
**FS3/48MHz
GND
•
Spread spectrum for EMI control (0 to -0.5% down
spread, ± 0.25% center spread).
VDD
SDRAM10(PCI_STOP#)*
SDRAM11
SDRAM12
•
Uses external 14.318MHz crystal
SCLK
Skew Specifications:
•
•
•
•
•
•
•
CPUT - CPUC: <250ps
PCI - PCI: <500ps
CPU - SDRAM: <350ps
SDRAM - SDRAM: <250ps
AGP - AGP: <250ps
PCI - AGP: <350ps
48-Pin 300mil SSOP &
240mil TSSOP package
Notes:
REF0 could be 1X or 2X strength controlled by I2C.
* Internal Pull-up Resistor of 120K to VDD
** Internal pull-down of 120K to GND.
CPU - PCI: <3ns
Block Diagram
Functionality
FS3
0
0
0
0
0
0
0
0
1
1
1
1
1
0
1
1
FS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
FS1 FS0
CPU SDRAM
66.66 66.66
PLL2
48MHz
REF0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
66.66 100.00
100.00 66.66
100.00 100.00
100.00 133.33
120.00 120.00
133.33 100.00
133.33 133.33
X1
X2
XTAL
OSC
PLL1
Spread
Spectrum
CPU
DIVDER
CPUCLKT (1:0)
CPUCLKC0
2
90.00
90.00
101.00 101.00
100.00 66.66
100.00 100.00
100.00 133.33
126.00 126.00
133.33 100.00
133.33 133.33
SDRAM
DIVDER
Stop
Stop
SDRAM (12:0)
Control
Logic
SDATA
SCLK
13
6
PCI
DIVDER
FS (3:0)
PCICLK (5:0)
PCICLK_F
AGP (1:0)
Config.
Reg.
PD#
PCI_STOP#
DG_STOP#
MODE
AGP
DIVDER
Stop
2
Power Groups
AVDD = Xtal, Core PLL
AVDD48 = 48MHz, Fixed PLL
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
9248-171 Rev - 12/29/00
Third party brands and names are the property of their respective owners.